Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AX1000-2BGG896M Datasheet(PDF) 11 Page - Actel Corporation

Part # AX1000-2BGG896M
Description  Axcelerator Family FPGAs
Download  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTEL [Actel Corporation]
Direct Link  http://www.actel.com
Logo ACTEL - Actel Corporation

AX1000-2BGG896M Datasheet(HTML) 11 Page - Actel Corporation

Back Button AX1000-2BGG896M Datasheet HTML 7Page - Actel Corporation AX1000-2BGG896M Datasheet HTML 8Page - Actel Corporation AX1000-2BGG896M Datasheet HTML 9Page - Actel Corporation AX1000-2BGG896M Datasheet HTML 10Page - Actel Corporation AX1000-2BGG896M Datasheet HTML 11Page - Actel Corporation AX1000-2BGG896M Datasheet HTML 12Page - Actel Corporation AX1000-2BGG896M Datasheet HTML 13Page - Actel Corporation AX1000-2BGG896M Datasheet HTML 14Page - Actel Corporation AX1000-2BGG896M Datasheet HTML 15Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 226 page
background image
Axcelerator Family FPGAs
v2.7
1-5
Routing
The AX hierarchical routing structure ties the logic
modules, the embedded memory blocks, and the I/O
modules together (Figure 1-8 on page 1-6). At the lowest
level, in and between SuperClusters, there are three local
routing
structures:
FastConnect,
DirectConnect,
and
CarryConnect routing. DirectConnects provide the highest
performance
routing
inside
the
SuperClusters
by
connecting a C-cell to the adjacent R-cell. DirectConnects
do not require an antifuse to make the connection and
achieve a signal propagation time of less than 0.1 ns.
FastConnects
provide
high-performance,
horizontal
routing inside the SuperCluster and vertical routing to
the SuperCluster immediately below it. Only one
programmable connection is used in a FastConnect path,
delivering a maximum routing delay of 0.4 ns.
CarryConnects are used for routing carry logic between
adjacent SuperClusters. They connect the FCO output of
one two-bit, C-cell carry logic to the FCI input of the two-
bit, C-cell carry logic of the SuperCluster below it.
CarryConnects do not require an antifuse to make the
connection and achieve a signal propagation time of less
than 0.1 ns.
The next level contains the core tile routing. Over the
SuperClusters within a core tile, both vertical and
horizontal
tracks
run
across
rows
or
columns,
respectively. At the chip level, vertical and horizontal
tracks extend across the full length of the device, both
north-to-south
and
east-to-west.
These
tracks
are
composed of highway routing that extend the entire
length of the device (segmented at core tile boundaries)
as well as segmented routing of varying lengths.
Global Resources
Each family member has three types of global signals
available to the designer: HCLK, CLK, and GCLR/GPSET.
There are four hardwired clocks (HCLK) per device that
can directly drive the clock input of each R-cell. Each of
the four routed clocks (CLK) can drive the clock, clear,
preset, or enable pin of an R-cell or any input of a C-cell
(Figure 1-3 on page 1-3).
Global clear (GCLR) and global preset (GPSET) drive the
clear and preset inputs of each R-cell as well as each I/O
Register on a chip-wide basis at power-up.
Each HCLK and CLK has an associated analog PLL (a total
of eight per chip). Each embedded PLL can be used for
clock delay minimization, clock delay adjustment, or
clock frequency synthesis. The PLL is capable of
Figure 1-7 • I/O Cluster Arrangement
I/O Cluster
I/O Module
CoreTile
4k
RAM/
FIFO
4k
RAM/
FIFO
4k
RAM/
FIFO
4k
RAM/
FIFO
OutReg
EnReg
InReg
I/O
Module
I/O
Module
RX
RX
RX
RX
TX
TX
B
N
I
O
B
A
K


Similar Part No. - AX1000-2BGG896M

ManufacturerPart #DatasheetDescription
logo
Microsemi Corporation
AX1000-FGG484I MICROSEMI-AX1000-FGG484I Datasheet
13Mb / 262P
   350 MHz System Performance, 500 MHz Internal Performance
More results

Similar Description - AX1000-2BGG896M

ManufacturerPart #DatasheetDescription
logo
Microsemi Corporation
AX250-PQ208I MICROSEMI-AX250-PQ208I Datasheet
13Mb / 262P
   Axcelerator Family FPGAs
AX500-PQ208I MICROSEMI-AX500-PQ208I Datasheet
13Mb / 262P
   Axcelerator Family FPGAs
logo
List of Unclassifed Man...
A54SX16 ETC1-A54SX16 Datasheet
415Kb / 57P
   54SX Family FPGAs
logo
Actel Corporation
A54SX08 ACTEL-A54SX08 Datasheet
503Kb / 64P
   SX Family FPGAs
EX128-PTQG100 ACTEL-EX128-PTQG100 Datasheet
433Kb / 49P
   eX Family FPGAs
logo
List of Unclassifed Man...
EX128 ETC1-EX128 Datasheet
307Kb / 36P
   eX Family FPGAs
logo
Actel Corporation
A1280A-1PG176C ACTEL-A1280A-1PG176C Datasheet
605Kb / 38P
   ACT2 Family FPGAs
A54SX32-TQ144 ACTEL-A54SX32-TQ144 Datasheet
504Kb / 64P
   SX Family FPGAs
A54SX08-TQ176 ACTEL-A54SX08-TQ176 Datasheet
504Kb / 64P
   SX Family FPGAs
A54SX16-P2PQG208 ACTEL-A54SX16-P2PQG208 Datasheet
504Kb / 64P
   SX Family FPGAs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com