Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M1A3PE3000-2PQ896 Datasheet(PDF) 9 Page - Actel Corporation

Part # M1A3PE3000-2PQ896
Description  ProASIC3E Flash Family FPGAs
Download  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTEL [Actel Corporation]
Direct Link  http://www.actel.com
Logo ACTEL - Actel Corporation

M1A3PE3000-2PQ896 Datasheet(HTML) 9 Page - Actel Corporation

Back Button M1A3PE3000-2PQ896 Datasheet HTML 5Page - Actel Corporation M1A3PE3000-2PQ896 Datasheet HTML 6Page - Actel Corporation M1A3PE3000-2PQ896 Datasheet HTML 7Page - Actel Corporation M1A3PE3000-2PQ896 Datasheet HTML 8Page - Actel Corporation M1A3PE3000-2PQ896 Datasheet HTML 9Page - Actel Corporation M1A3PE3000-2PQ896 Datasheet HTML 10Page - Actel Corporation M1A3PE3000-2PQ896 Datasheet HTML 11Page - Actel Corporation M1A3PE3000-2PQ896 Datasheet HTML 12Page - Actel Corporation M1A3PE3000-2PQ896 Datasheet HTML 13Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 152 page
background image
ProASIC3E Flash Family FPGAs
v1.0
1 - 5
SRAM and FIFO
ProASIC3E devices have embedded SRAM blocks along their north and south sides. Each variable-
aspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256×18, 512×9,
1k×4, 2k×2, and 4k×1 bits. The individual blocks have independent read and write ports that can be
configured with different bit widths on each port. For example, data can be sent through a 4-bit
port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device
JTAG port (ROM emulation mode) using the UJTAG macro.
In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the
SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The
FIFO width and depth are programmable. The FIFO also features programmable Almost Empty
(AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The
embedded FIFO control unit contains the counters necessary for generation of the read and write
address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.
PLL and CCC
ProASIC3E devices provide designers with very flexible clock conditioning capabilities. Each
member of the ProASIC3E family contains six CCCs, each with an integrated PLL.
The six CCC blocks are located at the four corners and the centers of the east and west sides.
To maximize user I/Os, only the center east and west PLLs are available in devices using the PQ208
package. However, all six CCC blocks are still usable; the four corner CCCs allow simple clock delay
operations as well as clock spine access.
The inputs of the six CCC blocks are accessible from the FPGA core or from one of several inputs
located near the CCC that have dedicated connections to the CCC block.
The CCC block has these key features:
Wide input frequency range (fIN_CCC) = 1.5 MHz to 350 MHz
Output frequency range (fOUT_CCC) = 0.75 MHz to 350 MHz
Clock delay adjustment via programmable and fixed delays from –7.56 ns to +11.12 ns
2 programmable delay types for clock skew minimization
Clock frequency synthesis
Additional CCC specifications:
Internal phase shift = 0°, 90°, 180°, and 270°. Output phase shift depends on the output
divider configuration.
Output duty cycle = 50% ± 1.5% or better
Low output jitter: worst case < 2.5% × clock period peak-to-peak period jitter when single
global network used
Maximum acquisition time = 300 µs
Low power consumption of 5 mW
Exceptional tolerance to input period jitter— allowable input jitter is up to 1.5 ns
Four precise phases; maximum misalignment between adjacent phases of 40 ps × (350 MHz /
fOUT_CCC)
Global Clocking
ProASIC3E devices have extensive support for multiple clocking domains. In addition to the CCC
and PLL support described above, there is a comprehensive global clock distribution network.
Each VersaTile input and output port has access to nine VersaNets: six chip (main) and three
quadrant global networks. The VersaNets can be driven by the CCC or directly accessed from the
core via multiplexers (MUXes). The VersaNets can be used to distribute low-skew clock signals or for
rapid distribution of high fanout nets.


Similar Part No. - M1A3PE3000-2PQ896

ManufacturerPart #DatasheetDescription
logo
Microsemi Corporation
M1A3PE3000 MICROSEMI-M1A3PE3000 Datasheet
8Mb / 162P
   ProASIC3E Flash Family FPGAs with Optional Soft ARM Support
M1A3PE3000L MICROSEMI-M1A3PE3000L Datasheet
11Mb / 242P
   ProASIC3L Low Power Flash FPGAs with Flash*Freeze Technology
M1A3PE3000L MICROSEMI-M1A3PE3000L Datasheet
11Mb / 242P
   ProASIC3L Low Power Flash FPGAs with Flash*Freeze Technology
logo
Actel Corporation
M1A3PE3000L-1FG144M ACTEL-M1A3PE3000L-1FG144M Datasheet
5Mb / 181P
   Military ProASIC3/EL Low-Power Flash FPGAs
M1A3PE3000L-1FGG144M ACTEL-M1A3PE3000L-1FGG144M Datasheet
5Mb / 181P
   Military ProASIC3/EL Low-Power Flash FPGAs
More results

Similar Description - M1A3PE3000-2PQ896

ManufacturerPart #DatasheetDescription
logo
Microsemi Corporation
A3PE1500-2FG676 MICROSEMI-A3PE1500-2FG676 Datasheet
8Mb / 164P
   ProASIC3E Flash Family FPGAs
A3PE1500-FG484 MICROSEMI-A3PE1500-FG484 Datasheet
8Mb / 162P
   ProASIC3E Flash Family FPGAs with Optional Soft ARM Support
A3PE1500-FGG484 MICROSEMI-A3PE1500-FGG484 Datasheet
8Mb / 162P
   ProASIC3E Flash Family FPGAs with Optional Soft ARM Support
A3PE3000-FG484 MICROSEMI-A3PE3000-FG484 Datasheet
8Mb / 166P
   ProASIC3E Flash Family FPGAs with Optional Soft ARM Support
A3PE1500-PQG208I MICROSEMI-A3PE1500-PQG208I Datasheet
8Mb / 166P
   ProASIC3E Flash Family FPGAs with Optional Soft ARM Support
A3PE3000-FGG324 MICROSEMI-A3PE3000-FGG324 Datasheet
8Mb / 162P
   ProASIC3E Flash Family FPGAs with Optional Soft ARM Support
A3PE600-2PQ208 MICROSEMI-A3PE600-2PQ208 Datasheet
8Mb / 162P
   ProASIC3E Flash Family FPGAs with Optional Soft ARM Support
APA300-PQG208M MICROSEMI-APA300-PQG208M Datasheet
1Mb / 174P
   ProASICPLUS Flash Family FPGAs
logo
Actel Corporation
A3P1000-1FGG144I ACTEL-A3P1000-1FGG144I Datasheet
5Mb / 206P
   ProASIC3 Flash Family FPGAs
logo
Microsemi Corporation
A3P250-1PQ208 MICROSEMI-A3P250-1PQ208 Datasheet
10Mb / 220P
   ProASIC3 Flash Family FPGAs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com