Electronic Components Datasheet Search |
|
LTC6605CDJC-7-TRPBF Datasheet(PDF) 4 Page - Linear Technology |
|
LTC6605CDJC-7-TRPBF Datasheet(HTML) 4 Page - Linear Technology |
4 / 20 page LTC6605-7 4 66057f AC ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. V+ = 3V, V– = 0V, VINCM = VOCM = mid-supply, VBIAS = V+, unless otherwise noted. Filter configured as in Figure 2, unless otherwise noted. VS is defined as (V+ – V–). VOUTCM is defined as (V+OUT + V–OUT)/2. VINCM is defined as (V+IN + V–IN)/2. VOUTDIFF is defined as (V+OUT – V–OUT). VINDIFF is defined as (V+IN + V–IN). Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: All pins are protected by steering diodes to either supply. If any pin is driven beyond the LTC6605-7’s supply voltage, the excess input current (current in excess of what it takes to drive that pin to the supply rail) should be limited to less than 10mA. Note 3: A heat sink may be required to keep the junction temperature below the Absolute Maximum Rating when the output is shorted indefinitely. Long-term application of output currents in excess of the Absolute Maximum Ratings may impair the life of the device. Note 4: Both the LTC6605C and the LTC6605I are guaranteed functional over the operating temperature range –40°C to 85°C. Note 5: The LTC6605C is guaranteed to meet specified performance from 0°C to 70°C. The LTC6605C is designed, characterized and expected to meet specified performance from –40°C to 85°C, but is not tested or QA sampled at these temperatures. The LTC6605I is guaranteed to meet specified performance from –40°C to 85°C. Note 6: Output referred voltage offset is a function of gain. To determine output referred voltage offset, or output voltage offset drift, multiply VOS by the noise gain (1 + GAIN). See Figure 3. Note 7: Input bias current is defined as the average of the currents flowing into the noninverting and inverting inputs of the internal amplifier and is calculated from measurements made at the pins of the IC. Input offset current is defined as the difference of the currents flowing into the noninverting and inverting inputs of the internal amplifier and is calculated from measurements made at the pins of the IC. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS Gain Filter Gain ΔVIN = ±0.125V, DC VINDIFF = 0.5VP-P, f = 3.5MHz VINDIFF = 0.5VP-P, f = 5.25MHz VINDIFF = 0.5VP-P, f = 7MHz VINDIFF = 0.5VP-P, f = 14MHz VINDIFF = 0.5VP-P, f = 35MHz l l l l l l –0.25 –1.2 –2.55 –4.25 –11.95 –28 ±0.05 –0.84 –2.08 –3.71 –11.3 –25.9 0.25 –0.5 –1.65 –3.2 –10.7 –25 dB dB dB dB dB dB Phase Filter Phase ΔVIN = ±0.125V, DC VINDIFF = 0.5VP-P, f = 3.5MHz VINDIFF = 0.5VP-P, f = 5.25MHz VINDIFF = 0.5VP-P, f = 7MHz 0 –43.4 –63.8 –81.9 Deg Deg Deg Deg ΔGain Gain Match (Channel-to-Channel) ΔVIN = ±0.125V, DC VINDIFF = 0.5VP-P, f = 3.5MHz VINDIFF = 0.5VP-P, f = 5.25MHz VINDIFF = 0.5VP-P, f = 7MHz l l l l –0.2 –0.2 –0.3 –0.35 ±0.05 ±0.05 ±0.05 ±0.05 0.2 0.2 0.3 0.35 dB dB dB dB ΔPhase Phase Match (Channel-to-Channel) VINDIFF = 0.5VP-P, f = 3.5MHz VINDIFF = 0.5VP-P, f = 5.25MHz VINDIFF = 0.5VP-P, f = 7MHz l l l –1.0 –1.0 –1.2 ±0.2 ±0.2 ±0.2 1.0 1.0 1.2 Deg Deg Deg 4V/V Gain Filter Gain in 4V/V Configuration Inputs at ±IN1 Pins, ±IN4 Pins Floating ΔVIN = ±0.125V, DC l 11.85 12 12.25 dB Channel Separation VINDIFF = 1VP-P, f = 3.5MHz –100 dB fO TC Filter Cut-Off Frequency Temperature Coefficient BIAS = V+ BIAS = Floating –55 –180 ppm/°C ppm/°C Noise Integrated Output Noise (BW = 10kHz to 14MHz) 61 μVRMS Input Referred Noise Density (f = 1MHz) BIAS = V+ Figure 4, Gain = 1 Figure 4, Gain = 4 Figure 4, Gain = 5 21 5.2 4.2 nV/√Hz nV/√Hz nV/√Hz en Voltage Noise Density Referred to Op Amp Inputs (f = 1MHz) BIAS = V+ BIAS = Floating 2.1 2.6 nV/√Hz nV/√Hz in Current Noise Density Referred to Op Amp Inputs (f = 1MHz) BIAS = V+ BIAS = Floating 3 2.1 pA/√Hz pA/√Hz HD2 2nd Harmonic Distortion fIN = 3MHz; VIN = 2VP-P Single-Ended BIAS = V+ BIAS = Floating, RLOAD = 400Ω –96 –80 dBc dBc HD3 3rd Harmonic Distortion fIN = 3MHz; VIN = 2VP-P Single-Ended BIAS = V+ BIAS = Floating, RLOAD = 400Ω –114 –95 dBc dBc |
Similar Part No. - LTC6605CDJC-7-TRPBF |
|
Similar Description - LTC6605CDJC-7-TRPBF |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |