Electronic Components Datasheet Search |
|
EN29PL064-70TI Datasheet(PDF) 11 Page - Eon Silicon Solution Inc. |
|
EN29PL064-70TI Datasheet(HTML) 11 Page - Eon Silicon Solution Inc. |
11 / 66 page This Data Sheet may be revised by subsequent versions ©2004 Eon Silicon Solution, Inc., www.essi.com.tw or modifications due to changes in technical specifications. 11 EN29PL064/032 Rev. D, Issue Date: 2008/03/27 9. Device Bus Operations This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 9.1 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail. Table 9.1 Device Bus Operations Operation CE# OE# WE# RESET# WP#/ACC Addresses (Amax–A0) DQ15– DQ0 Read L L H H X AIN DOUT Write L H L H X (Note 2) AIN DIN Standby Vcc±0.3 V X X Vcc ±0.3 V X (Note 2) X High-Z Output Disable L H H H X X High-Z Reset X X X L X X High-Z Temporary Sector Unprotect (High Voltage) X X X VID X AIN DIN Legend: L = Logic Low = VIL, H = Logic High = VIH, VID = 10.5–11.5 V, VHH = 8.5–9.5 V, X = Don’t Care, SA = Sector Address, AIN = Address In, DIN = Data In, DOUT = Data Out Notes 1. The sector protect and sector unprotect functions may also be implemented via programming equipment. See High Voltage Sector Protection 2. WP#/ACC must be high when writing to upper two and lower two sectors. 9.1 Requirements for Reading Array Data To read array data from the outputs, the system must drive the OE# and appropriate CE# pins. CE# is the power control. OE# is the output control and gates array data to the output pins. WE# should remain at V IH. The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. Each bank remains enabled for read access until the command register contents are altered. Refer to Table 21.3 for timing specifications and to Figure 20.3 for the timing diagram. I CC1 in the DC Characteristics table represents the active current specification for reading array data. 9.1.1 Random Read (Non-Page Read) Address access time (t ACC) is equal to the delay from stable addresses to valid output data. The chip enable access time (t CE) is the delay from the stable addresses and stable CE# to valid data at the output inputs. The output enable access time is the delay from the falling edge of the OE# to valid data at the output inputs (assuming the addresses have been stable for at least t ACC–tOE time). |
Similar Part No. - EN29PL064-70TI |
|
Similar Description - EN29PL064-70TI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |