Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1525KV18-300BZI Datasheet(PDF) 1 Page - Cypress Semiconductor

Part # CY7C1525KV18-300BZI
Description  72-Mbit QDR-II SRAM 2-Word Burst Architecture
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1525KV18-300BZI Datasheet(HTML) 1 Page - Cypress Semiconductor

  CY7C1525KV18-300BZI Datasheet HTML 1Page - Cypress Semiconductor CY7C1525KV18-300BZI Datasheet HTML 2Page - Cypress Semiconductor CY7C1525KV18-300BZI Datasheet HTML 3Page - Cypress Semiconductor CY7C1525KV18-300BZI Datasheet HTML 4Page - Cypress Semiconductor CY7C1525KV18-300BZI Datasheet HTML 5Page - Cypress Semiconductor CY7C1525KV18-300BZI Datasheet HTML 6Page - Cypress Semiconductor CY7C1525KV18-300BZI Datasheet HTML 7Page - Cypress Semiconductor CY7C1525KV18-300BZI Datasheet HTML 8Page - Cypress Semiconductor CY7C1525KV18-300BZI Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 30 page
background image
72-Mbit QDR™-II SRAM 2-Word
Burst Architecture
CY7C1510KV18, CY7C1525KV18
CY7C1512KV18, CY7C1514KV18
Cypress Semiconductor Corporation
198 Champion Court
San Jose
, CA 95134-1709
408-943-2600
Document Number: 001-00436 Rev. *E
Revised March 30, 2009
Features
Separate Independent Read and Write Data Ports
Supports concurrent transactions
333 MHz Clock for High Bandwidth
2-word Burst on all Accesses
Double Data Rate (DDR) Interfaces on both Read and Write
Ports (data transferred at 666 MHz) at 333 MHz
Two Input Clocks (K and K) for precise DDR timing
SRAM uses rising edges only
Two Input Clocks for Output Data (C and C) to minimize Clock
Skew and Flight Time mismatches
Echo Clocks (CQ and CQ) simplify Data Capture in High Speed
Systems
Single Multiplexed Address Input bus latches Address Inputs
for both Read and Write Ports
Separate Port Selects for Depth Expansion
Synchronous internally Self-timed Writes
QDR™-II operates with 1.5 Cycle Read Latency when DOFF
is asserted HIGH
Operates similar to QDR-I Device with 1 Cycle Read Latency
when DOFF is asserted LOW
Available in x8, x9, x18, and x36 Configurations
Full Data Coherency, providing Most Current Data
Core VDD = 1.8V (±0.1V); IO VDDQ = 1.4V to VDD
Supports both 1.5V and 1.8V IO supply
Available in 165-ball FBGA Package (13 x 15 x 1.4 mm)
Offered in both Pb-free and non Pb-free Packages
Variable Drive HSTL Output Buffers
JTAG 1149.1 Compatible Test Access Port
Phase Locked Loop (PLL) for Accurate Data Placement
Configurations
CY7C1510KV18 – 8M x 8
CY7C1525KV18 – 8M x 9
CY7C1512KV18 – 4M x 18
CY7C1514KV18 – 2M x 36
Functional Description
The CY7C1510KV18, CY7C1525KV18, CY7C1512KV18, and
CY7C1514KV18 are 1.8V Synchronous Pipelined SRAMs,
equipped with QDR-II architecture. QDR-II architecture consists
of two separate ports: the read port and the write port to access
the memory array. The read port has dedicated data outputs to
support read operations and the write port has dedicated data
inputs to support write operations. QDR-II architecture has
separate data inputs and data outputs to completely eliminate
the need to “turnaround” the data bus that exists with common
I/O devices. Access to each port is through a common address
bus. Addresses for read and write addresses are latched on
alternate rising edges of the input (K) clock. Accesses to the
QDR-II read and write ports are completely independent of one
another. To maximize data throughput, both read and write ports
are equipped with DDR interfaces. Each address location is
associated with two 8-bit words (CY7C1510KV18), 9-bit words
(CY7C1525KV18), 18-bit words (CY7C1512KV18), or 36-bit
words (CY7C1514KV18) that burst sequentially into or out of the
device. Because data can be transferred into and out of the
device on every rising edge of both input clocks (K and K and C
and C), memory bandwidth is maximized while simplifying
system design by eliminating bus turnarounds.
Depth expansion is accomplished with port selects, which
enables each port to operate independently.
All synchronous inputs pass through input registers controlled by
the K or K input clocks. All data outputs pass through output
registers controlled by the C or C (or K or K in a single clock
domain) input clocks. Writes are conducted with on-chip
synchronous self-timed write circuitry.
Table 1. Selection Guide
Description
333 MHz
300 MHz
250 MHz
200 MHz
167 MHz
Unit
Maximum Operating Frequency
333
300
250
200
167
MHz
Maximum Operating Current
x8
790
730
640
540
480
mA
x9
790
730
640
540
480
x18
810
750
650
550
490
x36
990
910
790
660
580
[+] Feedback


Similar Part No. - CY7C1525KV18-300BZI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1525KV18-300BZI CYPRESS-CY7C1525KV18-300BZI Datasheet
836Kb / 30P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
More results

Similar Description - CY7C1525KV18-300BZI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1510KV18 CYPRESS-CY7C1510KV18_09 Datasheet
836Kb / 30P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1510JV18 CYPRESS-CY7C1510JV18_09 Datasheet
654Kb / 26P
   72-Mbit QDR??II SRAM 2-Word Burst Architecture
CY7C1510AV18 CYPRESS-CY7C1510AV18_07 Datasheet
646Kb / 28P
   72-Mbit QDR??II SRAM 2-Word Burst Architecture
CY7C1510V18 CYPRESS-CY7C1510V18_06 Datasheet
494Kb / 27P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1510AV18 CYPRESS-CY7C1510AV18_09 Datasheet
711Kb / 28P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1510V18 CYPRESS-CY7C1510V18 Datasheet
369Kb / 24P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1510AV18 CYPRESS-CY7C1510AV18 Datasheet
1Mb / 26P
   72-Mbit QDR-II??SRAM 2-Word Burst Architecture
CY7C1510JV18 CYPRESS-CY7C1510JV18 Datasheet
628Kb / 26P
   72-Mbit QDR??II SRAM 2-Word Burst Architecture
CY7C1510V18 CYPRESS-CY7C1510V18_09 Datasheet
675Kb / 29P
   72-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1511KV18 CYPRESS-CY7C1511KV18_09 Datasheet
837Kb / 31P
   72-Mbit QDR II SRAM 4-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com