SN54LVT16646, SN74LVT16646

3.3-V ABT 16-BIT BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCBS149C – JULY 1994 – REVISED JULY 1995

1

POST OFFICE BOX 655303

Technology (ABT) Design for 3.3-V

Operation and Low-Static Power

Dissipation

Widebus

™ Family

Down to 2.7 V

MIL-STD-883C, Method 3015; Exceeds

200 V Using Machine Model

(C = 200 pF, R = 0)

Per JEDEC Standard JESD-17

for External Pullup Resistors

Minimizes High-Speed Switching Noise

PCB Layout

Shrink Small-Outline (DL) and Thin Shrink

Small-Outline (DGG) Packages and 380-mil

Fine-Pitch Ceramic Flat (WD) Package

Using 25-mil Center-to-Center Spacings

description

capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked

into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1

illustrates the four fundamental bus-management functions that can be performed with the

′LVT16646.

Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the

transceiver mode, data present at the high-impedance port may be stored in either register or in both. The

select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry

used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition

between stored and real-time data. The direction control (DIR) determines which bus receives data when OE

is low. In the isolation mode (OE high), A data may be stored in one register and/or B data may be stored in the

other register.

Copyright

© 1995, Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION

DATA information current as of publication date. Products conform to

specifications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all

parameters.

Widebus is a trademark of Texas Instruments Incorporated.

SN54LVT16646 . . . WD PACKAGE

SN74LVT16646 . . . DGG OR DL PACKAGE

(TOP VIEW)

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

56

55

54

53

52

51

50

49

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

32

31

30

29

1DIR

1CLKAB

1SAB

GND

1A1

1A2

1A3

1A4

1A5

GND

1A6

1A7

1A8

2A1

2A2

2A3

GND

2A4

2A5

2A6

2A7

2A8

GND

2SAB

2CLKAB

2DIR

1OE

1CLKBA

1SBA

GND

1B1

1B2

1B3

1B4

1B5

GND

1B6

1B7

1B8

2B1

2B2

2B3

GND

2B4

2B5

2B6

2B7

2B8

GND

2SBA

2CLKBA

2OE

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.