SN54LVTH162240, SN74LVTH162240

3.3-V ABT 16-BIT BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS

SCBS685E – MARCH 1997 – REVISED APRIL 1999

1

POST OFFICE BOX 655303

Widebus

™ Family

Technology (ABT) Design for 3.3-V

Operation and Low Static-Power

Dissipation

Resistors, So No External Resistors Are

Required

Down to 2.7 V

Insertion

Need for External Pullup/Pulldown

Resistors

Minimizes High-Speed Switching Noise

Layout

JESD 17

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

Small-Outline (DL) and Thin Shrink

Small-Outline (DGG) Packages and 380-mil

Fine-Pitch Ceramic Flat (WD) Package

Using 25-mil Center-to-Center Spacings

description

and to improve both the performance and density of 3-state memory address drivers, clock drivers, and

bus-oriented receivers and transmitters. They have the capability to provide a TTL interface to a 5-V system

environment.

These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer and provide inverting

outputs and symmetrical active-low output-enable (OE) inputs.

The outputs, which are designed to source or sink up to 12 mA, include equivalent 22-

Ω series resistors to

reduce overshoot and undershoot.

Copyright

© 1999, Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION

DATA information current as of publication date. Products conform to

specifications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all

parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

32

31

30

29

28

27

26

25

1OE

1Y1

1Y2

GND

1Y3

1Y4

2Y1

2Y2

GND

2Y3

2Y4

3Y1

3Y2

GND

3Y3

3Y4

4Y1

4Y2

GND

4Y3

4Y4

4OE

2OE

1A1

1A2

GND

1A3

1A4

2A1

2A2

GND

2A3

2A4

3A1

3A2

GND

3A3

3A4

4A1

4A2

GND

4A3

4A4

3OE

SN54LVTH162240 . . . WD PACKAGE

SN74LVTH162240 . . . DGG OR DL PACKAGE

(TOP VIEW)