Electronic Components Datasheet Search |
|
SN74BCT29834DW Datasheet(PDF) 1 Page - Texas Instruments |
|
SN74BCT29834DW Datasheet(HTML) 1 Page - Texas Instruments |
1 / 7 page DW OR NT PACKAGE (TOP VIEW) 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 OEA A1 A2 A3 A4 A5 A6 A7 A8 ERR CLR GND VCC B1 B2 B3 B4 B5 B6 B7 B8 PARITY OEB CLK SN74BCT29834 8-BIT TO 9-BIT PARITY BUS TRANSCEIVER SCBS256 – SEPTEMBER 1987 – REVISED NOVEMBER 1993 Copyright © 1993, Texas Instruments Incorporated 2–1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 • BiCMOS Process With TTL Inputs and Outputs • BiCMOS Design Reduces Standby Current • Flow-Through Pinout (All Inputs on Opposite Side From Outputs) • Functionally Equivalent to SN74ALS29834 and AMD Am29834 • High-Speed Bus Transceiver With Parity Generator / Checker • Parity-Error Flag With Open-Collector Output • Available Register For Storage of the Parity-Error Flag • Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT) description The SN74BCT29834 is an 8-bit to 9-bit parity transceiver designed for asynchronous communication between data buses. When data is transmitted from the A to B bus, a parity bit is generated. When data is transmitted from the B to A bus with its corresponding parity bit, the parity-error (ERR) output will indicate whether or not an error in the B data has occurred. The output-enable (OEA, OEB) inputs can be used to disable the device so that the buses are effectively isolated. A 9-bit parity generator / checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with an open-collector parity-error flag (ERR). ERR is clocked into the register on the rising edge of the CLK input. The error flag register is cleared with a low pulse on the clear (CLR) input. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition which gives the designer more system diagnostic capability. The SN74BCT29834 provides inverting logic. The SN74BCT29834 is characterized for operation from 0 °C to 70°C. FUNCTION TABLE INPUTS OUTPUT AND I/O OEB OEA CLR CLK Ai ∑ of H’s Bi† ∑ of L’s A B PARITY ERR‡ FUNCTION L H X X Odd Even NA NA A H L NA A data to B bus and generate parity H L H ↑ NA Odd Even B NA NA H L B data to A bus and check parity X X L X X X X NA NA H Clear error-flag register H H H L H H No ↑ No ↑ ↑ ↑ X X Odd Even X Z Z Z NC H L H Isolation§ L L X X Odd Even NA NA A L H NA A data to B bus and generate inverted parity NA = not applicable, NC = no change, X = don’t care † Summation of high-level inputs includes PARITY along with Bi inputs. ‡ Output states shown assume the ERR output was previously high. § In this mode, the ERR output, when enabled, shows inverted parity of the A bus. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. |
Similar Part No. - SN74BCT29834DW |
|
Similar Description - SN74BCT29834DW |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |