TLV1508IPW datasheet(3/42 Pages) TI

Part #	TLV1508IPW

Description	2.7 V TO 5.5 V, 10-BIT, 200 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN

Download	42 Pages

Scroll/Zoom	100%

Manufacturer	TI [Texas Instruments]

Direct Link	http://www.ti.com

Logo

3 / 42 page

TLV1504, TLV1508

2.7 V TO 5.5 V, 10-BIT, 200 KSPS, 4/8 CHANNEL, LOW POWER,

SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN

SLAS251 – DECEMBER 1999

3

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

Terminal Functions

TERMINAL

NAME

NO.

I/O

DESCRIPTION

NAME

TLV1504

TLV1508

A0

A1

A2

A3

A4

A5

A6

A7

6

7

8

9

6

7

8

9

10

11

12

13

I

Analog signal inputs. The analog inputs are applied to these terminals and are internally

multiplexed. The driving source impedance should be less than or equal to 1 k

Ω.

For a source impedance greater than 1 k

Ω, use the asynchronous conversion start signal CSTART

(CSTART low time controls the sampling period) or program long sampling period to increase the

sampling time.

CS

16

20

I

Chip select. A high-to-low transition on the CS input resets the internal 4-bit counter, enables SDI,

and removes SDO from 3-state within a maximum setup time. SDI is disabled within a setup time

after the 4-bit counter counts to 16 (clock edges) or a low-to-high transition of CS whichever

happens first. SDO is 3-stated after the rising edge of CS.

CS can be used as the FS pin when a dedicated serial port is used.

CSTART

10

14

I

This terminal controls the start of sampling of the analog input from a selected multiplex channel.

A high-to-low transition starts sampling of the analog input signal. A low-to-high transition puts the

S/H in hold mode and starts the conversion. This input is independent from SCLK and works when

CS is high (inactive). The low time of CSTART controls the duration of the sampling period of the

converter (extended sampling).

Tie this terminal to VCC if not used.

EOC/(INT)

4

O

End of conversion or interrupt to host processor.

[PROGRAMMED AS EOC]: This output goes from a high-to-low logic level at the end of the

sampling period and remains low until the conversion is complete and data are ready for transfer.

EOC is used in conversion mode 00 only.

[PROGRAMMED AS INT]: This pin can also be programmed as an interrupt output signal to the

host processor. The falling edge of INT indicates data are ready for output. The following CS

↓ or

FS

↑ clears INT. The falling edge of INT puts SDO back to 3-state even if CS is still active.

FS

13

17

I

DSP frame sync input. Indication of the start of a serial data frame in or out of the device. If FS

remains low after the falling edge of CS, SDI is not enabled until an active FS is presented. A

high-to-low transition on the FS input resets the internal 4-bit counter and enables SDI within a

maximum setup time. SDI is disabled within a setup time after the 4-bit counter counts to 16 (clock

edges) or a low-to-high transition of CS whichever happens first. SDO is 3-stated after the 16th bit

is presented.

Tie this terminal to VCC if not used.

GND

11

15

I

Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with

respect to GND.

PWDN

12

16

I

Both analog and reference circuits are powered down when this pin is at logic zero. The device can

be restarted by active CS or CSTART after this pin is pulled back to logic one.

SCLK

3

I

Input serial clock. This terminal receives the serial SCLK from the host processor. SCLK is used to

clock the input SDI to the input register. When programmed, it may also be used as the source of

the conversion clock.

SDI

2

I

Serial data input. The input data is presented with the MSB (D15) first. The first 4-bit MSBs,

D(15–12) are decoded as one of the 16 commands (12 only for the TLV1504). All trailing blanks are

filled with zeros. The configure write commands require an additional 12 bits of data.

When FS is not used (FS =1), the first MSB (D15) is expected after the falling edge of CS and is

shifted in on the rising edges of SCLK (after CS

↓).

When FS is used (typical with an active FS from a DSP) the first MSB (D15) is expected after the

falling edge of FS and is shifted in on the falling edges of SCLK.

Similar Part No. - TLV1508IPW

Manufacturer	Part #	Datasheet	Description
Texas Instruments	TLV1508IPW	1Mb / 48P	[Old version datasheet] Maximum Throughput 200-KSPS Built-In Reference, Conversion Clock and 8횞 FIFO
	TLV1508IPWG4	1Mb / 48P	[Old version datasheet] Maximum Throughput 200-KSPS Built-In Reference, Conversion Clock and 8횞 FIFO
	TLV1508IPWR	1Mb / 48P	[Old version datasheet] Maximum Throughput 200-KSPS Built-In Reference, Conversion Clock and 8횞 FIFO
	TLV1508IPWRG4	1Mb / 48P	[Old version datasheet] Maximum Throughput 200-KSPS Built-In Reference, Conversion Clock and 8횞 FIFO

More results

Similar Description - TLV1508IPW

Manufacturer	Part #	Datasheet	Description
Texas Instruments	TLV2544	648Kb / 39P	[Old version datasheet] 2.7 V TO 5.5 V, 12-BIT, 200 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
	TLV2544	1Mb / 49P	[Old version datasheet] 2.7 V TO 5.5 V, 12-BIT, 200 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
	TLV2541	426Kb / 26P	[Old version datasheet] 2.7 V TO 5.5 V, LOW POWER, 12-BIT, 200 KSPS, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
	TLV2541	1Mb / 33P	[Old version datasheet] 2.7-V TO 5.5-V, LOW-POWER, 12-BIT, 140/200 KSPS SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
	TLV2542IDR	1Mb / 31P	[Old version datasheet] 2.7-V TO 5.5-V, LOW-POWER, 12-BIT, 140/200 KSPS, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
	TLV2541IDR	1Mb / 30P	[Old version datasheet] 2.7-V TO 5.5-V, LOW-POWER, 12-BIT, 140/200 KSPS, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER DOWN
	TLV5627C	258Kb / 19P	[Old version datasheet] 2.7-V TO 5.5-V 8-BIT 4-CHANNEL DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN
	TLV2544Q	623Kb / 37P	[Old version datasheet] 3-V TO 5.5-V, 12-BIT, 200-KSPS, 4-/8-CHANNEL, LOW-POWER SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTOPOWER-DOWN
	TLV5606	1,014Kb / 28P	[Old version datasheet] 2.7-V TO 5.5-V LOW POWER 10-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN
	TLV5623C	982Kb / 24P	[Old version datasheet] 2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN

More results

TLV1508IPW Datasheet(PDF) 3 Page - Texas Instruments

TLV1508IPW Datasheet(HTML) 3 Page - Texas Instruments

Similar Part No. - TLV1508IPW

Similar Description - TLV1508IPW

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Datasheet Download

Link URL