Electronic Components Datasheet Search |
|
ASM5P2308AF-1-16-TR Datasheet(PDF) 3 Page - PulseCore Semiconductor |
|
ASM5P2308AF-1-16-TR Datasheet(HTML) 3 Page - PulseCore Semiconductor |
3 / 17 page November 2006 ASM5P2308A rev 1.5 3.3V Zero Delay Buffer 3 of 16 Notice: The information in this document is subject to change without notice. Zero Delay and Skew Control All outputs should be uniformly loaded to achieve Zero Delay between input and output. To close the feedback loop of the ASM5P2308A, the FBK pin can be driven from any of the eight available output pins. The output driving the FBK pin will be driving a total load of 7 pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input output delay. This is shown in the above graph. For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally loaded. If input-output delay adjustments are required, use the above graph to calculate loading differences between the feedback output and remaining outputs. For zero output-output skew, be sure to load outputs equally. -30 -25 -20 -15 -10 -5 0 5 10 15 20 25 30 0 -500 -1000 -1500 500 1000 1500 Output Load Difference: FBK Load - CLKA/CLKB Load (pF) |
Similar Part No. - ASM5P2308AF-1-16-TR |
|
Similar Description - ASM5P2308AF-1-16-TR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |