Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PO74G74ASiR Datasheet(PDF) 1 Page - Potato Semiconductor Corporation

Part # PO74G74ASiR
Description  DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
Download  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  POTATO [Potato Semiconductor Corporation]
Direct Link  http://www.potatosemi.com
Logo POTATO - Potato Semiconductor Corporation

PO74G74ASiR Datasheet(HTML) 1 Page - Potato Semiconductor Corporation

  PO74G74ASiR Datasheet HTML 1Page - Potato Semiconductor Corporation PO74G74ASiR Datasheet HTML 2Page - Potato Semiconductor Corporation PO74G74ASiR Datasheet HTML 3Page - Potato Semiconductor Corporation PO74G74ASiR Datasheet HTML 4Page - Potato Semiconductor Corporation PO74G74ASiR Datasheet HTML 5Page - Potato Semiconductor Corporation PO74G74ASiR Datasheet HTML 6Page - Potato Semiconductor Corporation  
Zoom Inzoom in Zoom Outzoom out
 1 / 6 page
background image
Copyright © Potato Semiconductor Corporation
54, 74 Series GHz Logic
PO54G74A, PO74G74A
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH CLEAR AND PRESET
10/10/07
1
FEATURES:
Pin Configuration
Pin Description
1
2
3
4
5
6
7
14
13
12
11
10
9
8
DESCRIPTION:
Potato Semiconductor’s PO74G74A is designed for
world top performance using submicron CMOS
technology to achieve higher than 600MHz TTL
/CMOS output frequency with less than 2ns propaga-
tion delay.
This dual D flip-flop is designed for 1.65-V to 3.6-V
VCC operation.
Inputs can be driven from either 3.3V or 5V devices.
This feature allows the use of these devices as
translators in a mixed 3.3V/5V system environment.
1CLR
1D
1CLK
1PRE
1Q
1Q
GND
VCC
2CLR
2D
2CLK
2PRE
2Q
2Q
INPUTS
OUTPUTS
PRE
CLR
CLK
D
Q
Q
L
H
X
X
H
L
H
L
X
X
L
H
L
L
X
X
H
H
H
H
H
H
L
H
H
L
L
H
H
H
L
X
Q0
Q 0
. Patented technology
. Specified From –40°C to 85°C, –40°C to 125°C,
and –55°C to 125°C
. Operating frequency is faster than 600MHz
. VCC Operates from 1.65V to 3.6V
. Propagation delay < 2ns max with 15pf load
. Low input capacitance: 4pf typical
. Latch-Up Performance Exceeds 250 mA Per
JESD 17
. ESD Protection Exceeds JESD 22
. 5000-VHuman-BodyModel (A114-A)
. 200-VMachineModel (A115-A)
. Available in 14pin 150mil wide SOIC package
. Available in 14pin Ceramic Dual Flatpack
. Available in 20pin Leadless Ceramic Chip Carrier
Logic Block Diagram
1
2
3
4
5
6
7
14
13
12
11
10
9
8
1CLR
1
2
1CLR
1PRE
1D
D
D
Q
Q
Q
Q
1Q
2Q
2Q
2PRE
PRE
PRE
CLR
CLR
2CLK
2CLR
Vcc
2D
1Q
GND
3
2 1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
2D
NC
2CLK
NC
2PRE
1CLK
NC
1PRE
NC
1Q


Similar Part No. - PO74G74ASiR

ManufacturerPart #DatasheetDescription
logo
Potato Semiconductor Co...
PO74G74A POTATO-PO74G74A_14 Datasheet
1Mb / 6P
   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
More results

Similar Description - PO74G74ASiR

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
CD54AC74 TI-CD54AC74 Datasheet
330Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AHC74 TI-SN54AHC74 Datasheet
105Kb / 19P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54HC74 TI-SN54HC74 Datasheet
96Kb / 16P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Hitachi Semiconductor
HD74HCT74A HITACHI-HD74HCT74A Datasheet
57Kb / 10P
   Dual D-type Positive Edge-triggered Flip Flops with Clear and Preset
logo
Texas Instruments
SN5474 TI1-SN5474_15 Datasheet
1Mb / 23P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN54AHC74 TI1-SN54AHC74_15 Datasheet
1Mb / 27P
[Old version datasheet]   Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset
SN54AHC74 TI-SN54AHC74_06 Datasheet
891Kb / 21P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74LS74ADRG4 TI-SN74LS74ADRG4 Datasheet
1Mb / 21P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLIP-FLOPS WITH PRESET AND CLEAR
SN54ACT74 TI-SN54ACT74 Datasheet
86Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
logo
Hitachi Semiconductor
HD74LS74A HITACHI-HD74LS74A Datasheet
69Kb / 6P
   Dual D-type Positive Edge-triggered Flip-Flops(With Preset and Clear)
More results


Html Pages

1 2 3 4 5 6


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com