1000

970

930

940

900

980

950

910

990

960

920

3

7

5

9

4

8

6

10

14

12

16

11

15

13

17

V -InputVoltage-V

I

25 C

o

-40 C

o

85 C

o

V

=12V

I

O

0

10

30

20

40

5

15

35

25

45

50

3

7

5

9

4

8

6

10

14

12

16

11

15

13

17

V -InputVoltage-V

I

25 C

o

-40 C

o

85 C

o

SYNC

GND

PGND

SW

R1

R2

TDK6.8 H

SLF7032T-6R8M1R6

m

C 22 F/16V

TDK

C3225X7R1C226M

O

m

VIN

LBI

C 10 F/25V

TDK

C3225X5R1E106K

I

m

1 F

m

261kW

Vbat

VIN

EN

VINA

PGND

GND PwPD

open

VINor

GND

AGND

TPS62110

SW

LBO

PG

1MW

1MW

FB

TPS62110, TPS62111

TPS62112, TPS62113

SWITCHING FREQUENCY

QUIESCENT CURRENT

vs

vs

INPUT VOLTAGE

INPUT VOLTAGE

Figure 15.

Figure 16.

The graphs were generated using the EVM with the setup according to Figure 17 unless otherwise noted. The

output voltage divider was adjusted according to Table 4. Graphs for an output voltage of 5 V and 3.3 V were

generated using TPS62111 and TPS62112 with R1 = 0

Ω and R2 = open.

Figure 17. Test Setup

Copyright © 2005–2009, Texas Instruments Incorporated

Submit Documentation Feedback

11

Product Folder Link(s): TPS62110 TPS62111 TPS62112 TPS62113