11/20

XC6118

Series

A typical circuit example is shown in Figure 1, and the timing chart of Figure 1 is shown in Figure 2.

①

As an early state, the sense pin is applied sufficiently high voltage (6.0V MAX.) and the delay capacitance (Cd) is charged

* If a pull-up resistor of the XC6118N series (N-ch open drain) is connected to added power supply different from the input

voltage pin, the “High” level will be a voltage value where the pull-up resistor is connected.

②

for the delay capacitance (Cd) discharge is turned ON, and starts to discharge the delay capacitance (Cd). An inverter

The detect delay time [t

Cd pin is not connected: t

③

While the sense pin voltage keeps below the detect voltage, the delay capacitance (Cd) is discharged to the ground voltage

Then, the output voltage maintains the “Low” level while the sense pin voltage increases again to reach the

■OPERATIONAL EXPLANATION

Figure 1: Typical application circuit example

Figure 2: The timing chart of Figure 1

*The XC6118N series (N-ch open

drain output) requires a pull-up

resistor for pulling up output.

MAX.:6.0V)