3 / 28 page
CY7C1410BV18, CY7C1425BV18
CY7C1412BV18, CY7C1414BV18
Document #: 001-07036 Rev. *D
Page 3 of 28
Logic Block Diagram (CY7C1412BV18)
Logic Block Diagram (CY7C1414BV18)
CLK
A(19:0)
Gen.
K
K
Control
Logic
Address
Register
D[17:0]
Read Data Reg.
RPS
WPS
Control
Logic
Address
Register
Reg.
Reg.
Reg.
18
20
36
18
BWS[1:0]
VREF
Write
Reg
18
A(19:0)
20
CQ
CQ
DOFF
Q[17:0]
18
18
Write
Reg
C
C
18
CLK
A(18:0)
Gen.
K
K
Control
Logic
Address
Register
D[35:0]
Read Data Reg.
RPS
WPS
Control
Logic
Address
Register
Reg.
Reg.
Reg.
36
19
72
36
BWS[3:0]
VREF
Write
Reg
36
A(18:0)
19
CQ
CQ
DOFF
Q[35:0]
36
36
Write
Reg
C
C
36
[+] Feedback