Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1356DV25-250AXC Datasheet(PDF) 1 Page - Cypress Semiconductor

Part # CY7C1356DV25-250AXC
Description  9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL Architecture
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1356DV25-250AXC Datasheet(HTML) 1 Page - Cypress Semiconductor

  CY7C1356DV25-250AXC Datasheet HTML 1Page - Cypress Semiconductor CY7C1356DV25-250AXC Datasheet HTML 2Page - Cypress Semiconductor CY7C1356DV25-250AXC Datasheet HTML 3Page - Cypress Semiconductor CY7C1356DV25-250AXC Datasheet HTML 4Page - Cypress Semiconductor CY7C1356DV25-250AXC Datasheet HTML 5Page - Cypress Semiconductor CY7C1356DV25-250AXC Datasheet HTML 6Page - Cypress Semiconductor CY7C1356DV25-250AXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1356DV25-250AXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1356DV25-250AXC Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 29 page
background image
9-Mbit (256K x 36/512K x 18)
Pipelined SRAM with NoBL™ Architecture
CY7C1354DV25, CY7C1356DV25
Cypress Semiconductor Corporation
198 Champion Court
San Jose
, CA 95134-1709
408-943-2600
Document #: 001-48974 Rev. *A
Revised July 31, 2009
Features
Pin compatible with and functionally equivalent to ZBT™
Supports 250 MHz bus operations with zero wait states
Available speed grades are 250, 200, and 166 MHz
Internally self timed output buffer control to eliminate the need
to use asynchronous OE
Fully registered (inputs and outputs) for pipelined operation
Byte Write capability
Single 2.5V power supply (VDD)
Fast clock-to-output times
2.8 ns (for 250 MHz device)
Clock Enable (CEN) pin to suspend operation
Synchronous self timed writes
Available in Pb-free 100-pin TQFP package, Pb-free and non
Pb-free 119-ball BGA package, and 165-ball FBGA package
IEEE 1149.1 JTAG compatible boundary scan
Burst capability–linear or interleaved burst order
“ZZ” Sleep mode and Stop Clock options
Functional Description
The CY7C1354DV25 and CY7C1356DV25 are 2.5V, 256K x 36
and 512K x 18 Synchronous pipelined burst SRAMs with No Bus
Latency™ (NoBL
™) logic, respectively. They are designed to
support unlimited true back to back read and write operations
with no wait states. The CY7C1354DV25 and CY7C1356DV25
are equipped with the advanced (NoBL) logic required to enable
consecutive read and write operations with data being trans-
ferred on every clock cycle. This feature dramatically improves
the throughput of data in systems that require frequent write and
read transitions. The CY7C1354DV25 and CY7C1356DV25 are
pin compatible with and functionally equivalent to ZBT devices.
All synchronous inputs pass through input registers controlled by
the rising edge of the clock. All data outputs pass through output
registers controlled by the rising edge of the clock. The clock
input is qualified by the Clock Enable (CEN) signal, which when
deasserted suspends operation and extends the previous clock
cycle.
Write operations are controlled by the Byte Write Selects
(BWa–BWd
for
CY7C1354DV25
and
BWa–BWb
for
CY7C1356DV25) and a Write Enable (WE) input. All writes are
conducted with on-chip synchronous self timed write circuitry.
Three synchronous Chip Enables (CE1, CE2, CE3) and an
asynchronous Output Enable (OE) provide easy bank selection
and output tri-state control. To avoid bus contention, the output
drivers are synchronously tri-stated during the data portion of a
write sequence. For best practices recommendations, please
refer to the Cypress application note System Design Guidelines
on www.cypress.com.
Selection Guide
Description
250 MHz
200 MHz
166 MHz
Unit
Maximum Access Time
2.8
3.2
3.5
ns
Maximum Operating Current
250
220
180
mA
Maximum CMOS Standby Current
40
40
40
mA
[+] Feedback


Similar Part No. - CY7C1356DV25-250AXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1356A CYPRESS-CY7C1356A Datasheet
546Kb / 31P
   256K x 36/512K x 18 Pipelined SRAM with NoBL Architecture
CY7C1356A-100AC CYPRESS-CY7C1356A-100AC Datasheet
402Kb / 28P
   256K x 36/512K x 18 Pipelined SRAM with NoBL??Architecture
CY7C1356A-100ACI CYPRESS-CY7C1356A-100ACI Datasheet
546Kb / 31P
   256K x 36/512K x 18 Pipelined SRAM with NoBL Architecture
CY7C1356A-100BGC CYPRESS-CY7C1356A-100BGC Datasheet
402Kb / 28P
   256K x 36/512K x 18 Pipelined SRAM with NoBL??Architecture
CY7C1356A-100BGCI CYPRESS-CY7C1356A-100BGCI Datasheet
546Kb / 31P
   256K x 36/512K x 18 Pipelined SRAM with NoBL Architecture
More results

Similar Description - CY7C1356DV25-250AXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1354CV25 CYPRESS-CY7C1354CV25_06 Datasheet
492Kb / 28P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL??Architecture
CY7C1354C CYPRESS-CY7C1354C_06 Datasheet
516Kb / 28P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL??Architecture
CY7C1354CV25 CYPRESS-CY7C1354CV25 Datasheet
338Kb / 25P
   9-Mbit ( 256K x 36/512K x 18 ) Pipelined SRAM with NoBL-TM Architecture
CY7C1354BV25 CYPRESS-CY7C1354BV25 Datasheet
518Kb / 27P
   256K x 36/512K x 18 Pipelined SRAM with NoBL??Architecture
CY7C1354A CYPRESS-CY7C1354A Datasheet
546Kb / 31P
   256K x 36/512K x 18 Pipelined SRAM with NoBL Architecture
CY7C1354A CYPRESS-CY7C1354A_04 Datasheet
402Kb / 28P
   256K x 36/512K x 18 Pipelined SRAM with NoBL??Architecture
CY7C1354B CYPRESS-CY7C1354B Datasheet
475Kb / 29P
   9-Mb (256K x 36/512K x 18) Pipelined SRAM with NoBL Architecture
CY7C1370DV25 CYPRESS-CY7C1370DV25 Datasheet
421Kb / 30P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL??Architecture
CY7C1355C CYPRESS-CY7C1355C Datasheet
497Kb / 32P
   9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL Architecture
CY7C1355C CYPRESS-CY7C1355C_06 Datasheet
504Kb / 28P
   9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com