Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1524JV18-300BZXC Datasheet(PDF) 10 Page - Cypress Semiconductor

Part # CY7C1524JV18-300BZXC
Description  72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1524JV18-300BZXC Datasheet(HTML) 10 Page - Cypress Semiconductor

Back Button CY7C1524JV18-300BZXC Datasheet HTML 6Page - Cypress Semiconductor CY7C1524JV18-300BZXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1524JV18-300BZXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1524JV18-300BZXC Datasheet HTML 9Page - Cypress Semiconductor CY7C1524JV18-300BZXC Datasheet HTML 10Page - Cypress Semiconductor CY7C1524JV18-300BZXC Datasheet HTML 11Page - Cypress Semiconductor CY7C1524JV18-300BZXC Datasheet HTML 12Page - Cypress Semiconductor CY7C1524JV18-300BZXC Datasheet HTML 13Page - Cypress Semiconductor CY7C1524JV18-300BZXC Datasheet HTML 14Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 27 page
background image
CY7C1522JV18, CY7C1529JV18
CY7C1523JV18, CY7C1524JV18
Document #: 001-44700 Rev. *B
Page 10 of 27
Truth Table
The truth table for CY7C1522JV18, CY7C1529JV18, CY7C1523JV18, and CY7C1524JV18 follows. [2, 3, 4, 5, 6, 7]
Operation
K
LD
R/W
DQ
DQ
Write Cycle:
Load address; wait one cycle;
input write data on consecutive K and K rising edges.
L-H
L
L
D(A + 0) at K(t + 1)
↑ D(A + 1) at K(t + 1)↑
Read Cycle:
Load address; wait one and a half cycle;
read data on consecutive C and C rising edges.
L-H
L
H
Q(A + 0) at C(t + 1)
↑ Q(A + 1) at C(t + 2)↑
NOP: No Operation
L-H
H
X
High-Z
High-Z
Standby: Clock Stopped
Stopped
X
X
Previous State
Previous State
Write Cycle Descriptions
The write cycle description table for CY7C1522JV18 and CY7C1523JV18 follows. [2, 8]
BWS0/
NWS0
BWS1/
NWS1
K
K
Comments
L
L
L–H
During the data portion of a write sequence
:
CY7C1522JV18
− both nibbles (D
[7:0]) are written into the device,
CY7C1523JV18
− both bytes (D
[17:0]) are written into the device.
L
L
L-H During the data portion of a write sequence
:
CY7C1522JV18
− both nibbles (D
[7:0]) are written into the device,
CY7C1523JV18
− both bytes (D
[17:0]) are written into the device.
L
H
L–H
During the data portion of a write sequence
:
CY7C1522JV18
− only the lower nibble (D
[3:0]) is written into the device, D[7:4] remains unaltered.
CY7C1523JV18
− only the lower byte (D
[8:0]) is written into the device, D[17:9] remains unaltered.
L
H
L–H During the data portion of a write sequence
:
CY7C1522JV18
− only the lower nibble (D
[3:0]) is written into the device, D[7:4] remains unaltered.
CY7C1523JV18
− only the lower byte (D
[8:0]) is written into the device, D[17:9] remains unaltered.
H
L
L–H
During the data portion of a write sequence
:
CY7C1522JV18
− only the upper nibble (D
[7:4]) is written into the device, D[3:0] remains unaltered.
CY7C1523JV18
− only the upper byte (D
[17:9]) is written into the device, D[8:0] remains unaltered.
H
L
L–H During the data portion of a write sequence
:
CY7C1522JV18
− only the upper nibble (D
[7:4]) is written into the device, D[3:0] remains unaltered.
CY7C1523JV18
− only the upper byte (D
[17:9]) is written into the device, D[8:0] remains unaltered.
H
H
L–H
No data is written into the devices during this portion of a write operation.
H
H
L–H No data is written into the devices during this portion of a write operation.
Notes
2. X = “Don't Care,” H = Logic HIGH, L = Logic LOW,
represents rising edge.
3. Device powers up deselected with the outputs in a tri-state condition.
4. “A” represents address location latched by the devices when transaction was initiated. A + 0, A + 1 represents the internal address sequence in the burst.
5. “t” represents the cycle at which a Read/Write operation is started. t + 1, and t + 2 are the first, and second clock cycles respectively succeeding the “t” clock cycle.
6. Data inputs are registered at K and K rising edges. Data outputs are delivered on C and C rising edges, except when in single clock mode.
7. It is recommended that K = K and C = C = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging
symmetrically.
8. Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. NWS0, NWS1, BWS0, BWS1, BWS2 and BWS3 can be altered on
different portions of a write cycle, as long as the setup and hold requirements are achieved.
[+] Feedback


Similar Part No. - CY7C1524JV18-300BZXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1524AV18 CYPRESS-CY7C1524AV18 Datasheet
1Mb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1524AV18 CYPRESS-CY7C1524AV18 Datasheet
686Kb / 30P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1524AV18-167BZC CYPRESS-CY7C1524AV18-167BZC Datasheet
1Mb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1524AV18-167BZC CYPRESS-CY7C1524AV18-167BZC Datasheet
686Kb / 30P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1524AV18-167BZI CYPRESS-CY7C1524AV18-167BZI Datasheet
1Mb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
More results

Similar Description - CY7C1524JV18-300BZXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1522AV18 CYPRESS-CY7C1522AV18_07 Datasheet
686Kb / 30P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1522V18 CYPRESS-CY7C1522V18 Datasheet
446Kb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1522AV18 CYPRESS-CY7C1522AV18 Datasheet
1Mb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1522KV18 CYPRESS-CY7C1522KV18 Datasheet
888Kb / 31P
   72-Mbit DDR II SIO SRAM 2-Word Burst Architecture
CY7C1523KV18 CYPRESS-CY7C1523KV18_13 Datasheet
792Kb / 28P
   72-Mbit DDR II SIO SRAM Two-Word Burst Architecture
CY7C1392JV18 CYPRESS-CY7C1392JV18 Datasheet
1Mb / 26P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1422JV18 CYPRESS-CY7C1422JV18 Datasheet
678Kb / 28P
   36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392BV18 CYPRESS-CY7C1392BV18 Datasheet
483Kb / 27P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1422AV18 CYPRESS-CY7C1422AV18 Datasheet
466Kb / 28P
   36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392CV18 CYPRESS-CY7C1392CV18 Datasheet
695Kb / 30P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com