Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1566KV18-550BZXI Datasheet(PDF) 8 Page - Cypress Semiconductor

Part # CY7C1566KV18-550BZXI
Description  72-Mbit DDR-II SRAM 2-Word Burst Architecture
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1566KV18-550BZXI Datasheet(HTML) 8 Page - Cypress Semiconductor

Back Button CY7C1566KV18-550BZXI Datasheet HTML 4Page - Cypress Semiconductor CY7C1566KV18-550BZXI Datasheet HTML 5Page - Cypress Semiconductor CY7C1566KV18-550BZXI Datasheet HTML 6Page - Cypress Semiconductor CY7C1566KV18-550BZXI Datasheet HTML 7Page - Cypress Semiconductor CY7C1566KV18-550BZXI Datasheet HTML 8Page - Cypress Semiconductor CY7C1566KV18-550BZXI Datasheet HTML 9Page - Cypress Semiconductor CY7C1566KV18-550BZXI Datasheet HTML 10Page - Cypress Semiconductor CY7C1566KV18-550BZXI Datasheet HTML 11Page - Cypress Semiconductor CY7C1566KV18-550BZXI Datasheet HTML 12Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
PRELIMINARY
CY7C1566KV18, CY7C1577KV18
CY7C1568KV18, CY7C1570KV18
Document Number: 001-15880 Rev. *D
Page 8 of 28
Functional Overview
The CY7C1566KV18, CY7C1577KV18, CY7C1568KV18, and
CY7C1570KV18 are synchronous pipelined Burst SRAMs
equipped with a DDR interface, which operates with a read
latency of two and half cycles when DOFF pin is tied HIGH.
When DOFF pin is set LOW or connected to VSS the device
behaves in DDR-I mode with a read latency of one clock cycle.
Accesses are initiated on the rising edge of the positive input
clock (K). All synchronous input and output timing is referenced
from the rising edge of the input clocks (K and K).
All synchronous data inputs (D[x:0]) pass through input registers
controlled by the rising edge of the input clocks (K and K). All
synchronous data outputs (Q[x:0]) pass through output registers
controlled by the rising edge of the input clocks (K and K).
All synchronous control (R/W, LD, NWS[X:0], BWS[X:0]) inputs
pass through input registers controlled by the rising edge of the
input clock (K).
CY7C1568KV18 is described in the following sections. The
same
basic
descriptions
apply
to
CY7C1566KV18,
CY7C1577KV18, and CY7C1570KV18.
Read Operations
The CY7C1568KV18 is organized internally as two arrays of 2M
x 18. Accesses are completed in a burst of 2 sequential 18-bit
data words. Read operations are initiated by asserting R/W
HIGH and LD LOW at the rising edge of the positive input clock
(K). The address presented to the address inputs is stored in the
read address register. Following the next two K clock rise, the
corresponding 18-bit word of data from this address location is
driven onto the Q[17:0] using K as the output timing reference. On
the subsequent rising edge of K, the next 18-bit data word is
driven onto the Q[17:0]. The requested data is valid 0.45 ns from
the rising edge of the input clock (K and K). To maintain the
internal logic, each read access must be allowed to complete.
Read accesses can be initiated on every rising edge of the
positive input clock (K).
When read access is deselected, the CY7C1568KV18 first
completes the pending read transactions. Synchronous internal
circuitry automatically tri-states the output following the next
rising edge of the negative input clock (K). This enables for a
transition between devices without the insertion of wait states in
a depth expanded memory.
Write Operations
Write operations are initiated by asserting R/W LOW and LD
LOW at the rising edge of the positive input clock (K). The
address presented to address inputs is stored in the write
address register. On the following K clock rise, the data
presented to D[17:0] is latched and stored into the 18-bit write
data register, provided BWS[1:0] are both asserted active. On the
subsequent rising edge of the negative input clock (K) the infor-
mation presented to D[17:0] is also stored into the write data
register, provided BWS[1:0] are both asserted active. The 36 bits
of data are then written into the memory array at the specified
location. Write accesses can be initiated on every rising edge of
the positive input clock (K). Doing so pipelines the data flow such
that 18 bits of data can be transferred into the device on every
rising edge of the input clocks (K and K).
When the write access is deselected, the device ignores all
inputs after the pending write operations have been completed.
Byte Write Operations
Byte write operations are supported by the CY7C1568KV18. A
write operation is initiated as described in the Write Operations
section. The bytes that are written are determined by BWS0 and
BWS1, which are sampled with each set of 18-bit data words.
Asserting the appropriate Byte Write Select input during the data
portion of a write latches the data being presented and writes it
into the device. Deasserting the Byte Write Select input during
the data portion of a write enables the data stored in the device
for that byte to remain unaltered. This feature can be used to
simplify read, modify, or write operations to a byte write
operation.
DDR Operation
The CY7C1568KV18 enables high-performance operation
through high clock frequencies (achieved through pipelining) and
DDR mode of operation. The CY7C1568KV18 requires two No
Operation (NOP) cycle during transition from a read to a write
cycle. At higher frequencies, some applications require third
NOP cycle to avoid contention.
If a read occurs after a write cycle, address and data for the write
are stored in registers. The write information is stored because
the SRAM cannot perform the last word write to the array without
conflicting with the read. The data stays in this register until the
next write cycle occurs. On the first write cycle after the read(s),
the stored data from the earlier write is written into the SRAM
array. This is called a Posted write.
If a read is performed on the same address on which a write is
performed in the previous cycle, the SRAM reads out the most
current data. The SRAM does this by bypassing the memory
array and reading the data from the registers.
Depth Expansion
Depth expansion requires replicating the LD control signal for
each bank. All other control signals can be common between
banks as appropriate.
Programmable Impedance
An external resistor, RQ, must be connected between the ZQ pin
on the SRAM and VSS to allow the SRAM to adjust its output
driver impedance. The value of RQ must be 5x the value of the
intended line impedance driven by the SRAM. The allowable
range of RQ to guarantee impedance matching with a tolerance
of ±15% is between 175
Ω and 350Ω, with VDDQ =1.5V. The
output impedance is adjusted every 1024 cycles upon power up
to account for drifts in supply voltage and temperature.
Echo Clocks
Echo clocks are provided on the DDR-II+ to simplify data capture
on high-speed systems. Two echo clocks are generated by the
DDR-II+. CQ is referenced with respect to K and CQ is refer-
enced with respect to K. These are free-running clocks and are
synchronized to the input clock of the DDR-II+. The timing for the
echo clocks is shown in the “Switching Characteristics” on
page 23.
[+] Feedback


Similar Part No. - CY7C1566KV18-550BZXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1566KV18 CYPRESS-CY7C1566KV18 Datasheet
921Kb / 31P
   72-Mbit DDR II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1566KV18 CYPRESS-CY7C1566KV18_11 Datasheet
921Kb / 31P
   72-Mbit DDR II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
More results

Similar Description - CY7C1566KV18-550BZXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1516JV18 CYPRESS-CY7C1516JV18 Datasheet
629Kb / 26P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1516JV18 CYPRESS-CY7C1516JV18_09 Datasheet
666Kb / 26P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1516AV18 CYPRESS-CY7C1516AV18 Datasheet
1Mb / 28P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1516KV18 CYPRESS-CY7C1516KV18_09 Datasheet
1Mb / 30P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1516V18 CYPRESS-CY7C1516V18 Datasheet
673Kb / 28P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1516AV18 CYPRESS-CY7C1516AV18_07 Datasheet
691Kb / 30P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1516KV18 CYPRESS-CY7C1516KV18_11 Datasheet
1Mb / 33P
   72-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C1516KV18 CYPRESS-CY7C1516KV18 Datasheet
1Mb / 30P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C2566KV18 CYPRESS-CY7C2566KV18 Datasheet
837Kb / 28P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1522AV18 CYPRESS-CY7C1522AV18_07 Datasheet
686Kb / 30P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com