3 / 28 page
CY7C1510AV18, CY7C1525AV18
CY7C1512AV18, CY7C1514AV18
Document #: 001-06984 Rev. *D
Page 3 of 28
Logic Block Diagram (CY7C1512AV18)
Logic Block Diagram (CY7C1514AV18)
CLK
A(20:0)
Gen.
K
K
Control
Logic
Address
Register
D[17:0]
Read Data Reg.
RPS
WPS
Control
Logic
Address
Register
Reg.
Reg.
Reg.
18
21
36
18
BWS[1:0]
VREF
Write
Reg
18
A(20:0)
21
CQ
CQ
DOFF
Q[17:0]
18
18
Write
Reg
C
C
18
CLK
A(19:0)
Gen.
K
K
Control
Logic
Address
Register
D[35:0]
Read Data Reg.
RPS
WPS
Control
Logic
Address
Register
Reg.
Reg.
Reg.
36
20
72
36
BWS[3:0]
VREF
Write
Reg
36
A(19:0)
20
CQ
CQ
DOFF
Q[35:0]
36
36
Write
Reg
C
C
36
[+] Feedback
[+] Feedback