Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1577KV18-400BZXC Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CY7C1577KV18-400BZXC
Description  72-Mbit DDR-II SRAM 2-Word Burst Architecture
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1577KV18-400BZXC Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CY7C1577KV18-400BZXC Datasheet HTML 5Page - Cypress Semiconductor CY7C1577KV18-400BZXC Datasheet HTML 6Page - Cypress Semiconductor CY7C1577KV18-400BZXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1577KV18-400BZXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1577KV18-400BZXC Datasheet HTML 9Page - Cypress Semiconductor CY7C1577KV18-400BZXC Datasheet HTML 10Page - Cypress Semiconductor CY7C1577KV18-400BZXC Datasheet HTML 11Page - Cypress Semiconductor CY7C1577KV18-400BZXC Datasheet HTML 12Page - Cypress Semiconductor CY7C1577KV18-400BZXC Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
PRELIMINARY
CY7C1566KV18, CY7C1577KV18
CY7C1568KV18, CY7C1570KV18
Document Number: 001-15880 Rev. *D
Page 9 of 28
Valid Data Indicator (QVLD)
QVLD is provided on the DDR-II+ to simplify data capture on high
speed systems. The QVLD is generated by the DDR-II+ device
along with data output. This signal is also edge aligned with the
echo clock and follows the timing of any data pin. This signal is
asserted half a cycle before valid data arrives.
PLL
These chips use a PLL that is designed to function between 120
MHz and the specified maximum clock frequency. During power
up, when the DOFF is tied HIGH, the PLL is locked after 20
μs
of stable clock. The PLL can also be reset by slowing or stopping
the input clock K and K for a minimum of 30 ns. However, it is
not necessary to reset the PLL to lock to the desired frequency.
The PLL automatically locks 20
μs after a stable clock is
presented. The PLL may be disabled by applying ground to the
DOFF pin. When the PLL is turned off, the device behaves in
DDR-I mode (with one cycle latency and a longer access time).
For information, refer to the application note, PLL Considerations
in QDRII/DDRII/QDRII+/DDRII+.
Application Example
Figure 1 shows two DDR-II+ used in an application.
Figure 1. Application Example
DQ
A
SRAM#2
LD
CQ/CQ
K
ZQ
K
R/W BWS
BUS
MASTER
(CPU or ASIC)
DQ
Addresses
LD
R/W
R = 250ohms
Source CLK
Source CLK
Echo Clock1/Echo Clock1
Echo Clock2/Echo Clock2
R = 250ohms
BWS
DQ
A
SRAM#1
LD
K
ZQ
CQ/CQ
K
R/W BWS
[+] Feedback


Similar Part No. - CY7C1577KV18-400BZXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1577KV18 CYPRESS-CY7C1577KV18 Datasheet
921Kb / 31P
   72-Mbit DDR II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
More results

Similar Description - CY7C1577KV18-400BZXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1516JV18 CYPRESS-CY7C1516JV18 Datasheet
629Kb / 26P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1516JV18 CYPRESS-CY7C1516JV18_09 Datasheet
666Kb / 26P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1516AV18 CYPRESS-CY7C1516AV18 Datasheet
1Mb / 28P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1516KV18 CYPRESS-CY7C1516KV18_09 Datasheet
1Mb / 30P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1516V18 CYPRESS-CY7C1516V18 Datasheet
673Kb / 28P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1516AV18 CYPRESS-CY7C1516AV18_07 Datasheet
691Kb / 30P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1516KV18 CYPRESS-CY7C1516KV18_11 Datasheet
1Mb / 33P
   72-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C1516KV18 CYPRESS-CY7C1516KV18 Datasheet
1Mb / 30P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C2566KV18 CYPRESS-CY7C2566KV18 Datasheet
837Kb / 28P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1522AV18 CYPRESS-CY7C1522AV18_07 Datasheet
686Kb / 30P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com