CY14B104LA, CY14B104NA
Document #: 001-49918 Rev. *B
Page 10 of 23
AC Switching Characteristics
Parameters
Description
20 ns
25 ns
45 ns
Unit
Cypress
Parameters
Alt
Parameters
Min
Max
Min
Max
Min
Max
SRAM Read Cycle
tACE
tACS
Chip Enable Access Time
20
25
45
ns
tRC[12]
tRC
Read Cycle Time
20
25
45
ns
tAA[13]
tAA
Address Access Time
20
25
45
ns
tDOE
tOE
Output Enable to Data Valid
10
12
20
ns
tOHA[13]
tOH
Output Hold After Address Change
3
3
3
ns
tLZCE[11, 14]
tLZ
Chip Enable to Output Active
3
3
3
ns
tHZCE[11, 14]
tHZ
Chip Disable to Output Inactive
8
10
15
ns
tLZOE[11, 14]
tOLZ
Output Enable to Output Active
0
0
0
ns
tHZOE[11, 14]
tOHZ
Output Disable to Output Inactive
8
10
15
ns
tPU[11]
tPA
Chip Enable to Power Active
0
0
0
ns
tPD[11]
tPS
Chip Disable to Power Standby
20
25
45
ns
tDBE
-
Byte Enable to Data Valid
10
12
20
ns
tLZBE[11]
-
Byte Enable to Output Active
0
0
0
ns
tHZBE[11]
-
Byte Disable to Output Inactive
8
10
15
ns
SRAM Write Cycle
tWC
tWC
Write Cycle Time
20
25
45
ns
tPWE
tWP
Write Pulse Width
15
20
30
ns
tSCE
tCW
Chip Enable To End of Write
15
20
30
ns
tSD
tDW
Data Setup to End of Write
8
10
15
ns
tHD
tDH
Data Hold After End of Write
0
0
0
ns
tAW
tAW
Address Setup to End of Write
15
20
30
ns
tSA
tAS
Address Setup to Start of Write
0
0
0
ns
tHA
tWR
Address Hold After End of Write
0
0
0
ns
tHZWE[11, 14,15]
tWZ
Write Enable to Output Disable
8
10
15
ns
tLZWE[11, 14]
tOW
Output Active after End of Write
3
3
3
ns
tBW
-
Byte Enable to End of Write
15
20
30
ns
Switching Waveforms
Figure 6. SRAM Read Cycle #1: Address Controlled[12, 13, 16]
Address
Data Output
Address Valid
Previous Data Valid
Output Data Valid
t
RC
t
AA
t
OHA
Notes
12. WE must be HIGH during SRAM read cycles.
13. Device is continuously selected with CE, OE and BHE / BLE LOW.
14. Measured ±200 mV from steady state output voltage.
15. If WE is LOW when CE goes LOW, the outputs remain in the high impedance state.
16. HSB must remain HIGH during read and write cycles.
[+] Feedback