Electronic Components Datasheet Search |
|
TMC2250AKEC2 Datasheet(PDF) 1 Page - Cadeka Microcircuits LLC. |
|
TMC2250AKEC2 Datasheet(HTML) 1 Page - Cadeka Microcircuits LLC. |
1 / 23 page REV. 1.0.2 10/25/00 Features • Four user-selectable filtering and transformation functions: – Triple dot product (3 x 3) matrix multiply – Cascadeable 9-tap systolic FIR filter – Cascadeable 3 x 3-pixel image convolver – Cascadeable 4 x 2-pixel image convolver • 50 MHz (20ns) pipelined throughput • 12-bit input and output data, 10-bit coefficients • 6-bit cascade input and output ports in all filter modes • Onboard coefficient storage, with three-cycle updating of all nine coefficients Applications • Image filtering and manipulation • Video effects generation • Video standards conversion and encoding/decoding • Three-dimensional image manipulation • Medical image processing • Edge detection for object recognition • FIR filtering for communications systems Description The TMC2250A is a flexible high-performance nine-multiplier array VLSI circuit which can execute a cascadeable 9-tap FIR filter, a cascadeable 4 x 2 or 3 x 3-pixel image convolu- tion, or a 3 x 3 color space conversion. All configurations offer throughput at up to the maximum guaranteed 50 MHz clock rate with 12-bit data and 10-bit coefficients. All inputs and outputs are registered on the rising edges of the clock. The 3 x 3 matrix multiply or color conversion configuration can perform video standard conversion (YIQ or YUV to RGB, etc.) or three-dimensional perspective translation at real-time video rates. The 9-tap FIR filter configuration, useful in Video, Telecom- munications, and Signal Processing, features a 16-bit cascade input to allow construction of longer filters. The cascadeable 3 x 3 and 4 x 2-pixel image convolver func- tions allow the user to perform numerous image processing functions, including static filters and edge detectors. The 16-bit cascade input port facilitates two-chip 50 MHz cubic convo- lution (4 x 4-pixel kernel). The TMC2250A is fabricated in a sub-micron CMOS process and operates at clock speeds of up to 50 MHz over the full commercial (0°C to 70°C) temperature and supply voltage ranges. It is available in 120-pin Plastic Pin Grid Array (PPGA) packages, 120-lead Ceramic Pin Grid Array pack- age (CPGA), 120-lead PQFP to PPGA package (MPGA) and 120-lead Plastic Quad FlatPack (PQFP). All input and output signals are TTL compatible. TMC2250A Matrix Multiplier 12 x 10 bit, 50 MHz www.cadeka.com |
Similar Part No. - TMC2250AKEC2 |
|
Similar Description - TMC2250AKEC2 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |