Cache-Memory Battery-Backup Management IC

8

_______________________________________________________________________________________

0.4

Ω MAX

GATE DRIVERS

0.15

Ω

MAX

0.6

Ω

0.7

Ω

0.3

Ω

BATT+

SUPPLY CONTROL

OCLP

GATE REGULATOR

VIN

12V

INPUT

CCCV CONTROLLER

I

V

2MHz PWM

SWITCHING

REGULATOR

SAFETY TIMER

PRECONDITION

TIMER

INTERNAL

THERMAL SENSE

BIAS

REGULATOR

2.93V REFERENCE

CGATE

STMR

1.238V

REFERENCE

UVLO

HYSTERESIS

REF

DIV

LO_BATT

BATT+

4.5:1

SCALER

ENS

MARGIN

THM

RSET

CBIAS

ENC

CIN

10k

Ω

CHG1

CHG2

SNS

CGND1

CGND2

AGND

C

BATT+

AUX

CHARGE

FAULT

DONE

LX

0.3

Ω

1.0

Ω

OCLN

1M

Ω

1M

Ω

10pF

VREG

C

SGND

C

C

S

S

LOAD

3.3V

INPUT

DS2731

Figure 2. Block Diagram