Electronic Components Datasheet Search
Selected language     English  ▼


CS61535A Datasheet(PDF) 6 Page - Cirrus Logic

Part No. CS61535A
Description  T1/E1 Line Interface
Download  36 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  CIRRUS [Cirrus Logic]
Homepage  http://www.cirrus.com
Logo 

 6 page
background image
T1 SWITCHING CHARACTERISTICS (TA = -40°C to 85°C; TV+, RV+ = 5.0V ±5%;
GND = 0V; Inputs: Logic 0 = 0V, Logic 1 = RV+; See Figures 1, 2, & 3)
Parameter
Symbol
Min
Typ
Max
Units
Crystal Frequency
(Note 29)
fc
-
6.176000
-
MHz
ACLKI Duty Cycle
tpwh3/tpw3
40
-
60
%
ACLKI Frequency
(Note 30)
faclki
-1.544
-
MHz
RCLK Duty Cycle
(Notes 31, 32)
tpwh1/tpw1
-
-
78
29
-
-
%
%
RCLK Cycle Width
(Note 32)
tpw1
tpwh1
tpwl1
320
130
100
648
190
458
980
240
850
ns
ns
ns
Rise Time, All Digital Outputs
(Note 33)
tr
-
-
85
ns
Fall Time, All Digital Outputs
(Note 33)
tf
-
-
85
ns
TPOS/TNEG (TDATA) to TCLK Falling Setup Time
tsu2
25
-
-
ns
TCLK Falling to TPOS/TNEG (TDATA) Hold Time
th2
25
-
-
ns
RPOS/RNEG Valid Before RCLK Falling
(Note 34)
tsu1
150
274
-
ns
RDATA Valid Before RCLK Falling
(Note 35)
tsu1
150
274
-
ns
RPOS/RNEG Valid Before RCLK Rising
(Note 31)
tsu1
150
274
-
ns
RPOS/RNEG Valid After RCLK Falling
(Note 34)
th1
150
274
-
ns
RDATA Valid After RCLK Falling
(Note 35)
th1
150
274
-
ns
RPOS/RNEG Valid After RCLK Rising
(Note 31)
th1
150
274
-
ns
TCLK Frequency
ftclk
-1.544
-
MHz
TCLK Pulse Width
(Notes 12, 31, 34, 36, 37)
(Notes 35, 36, 37)
tpwh2
80
150
-
-
500
500
ns
ns
Notes: 29. Crystal must meet specifications described in Appendix A.
30. ACLKI provided by an external source or TCLK, but
not RCLK.
31. Hardware Mode, or Host Mode (CLKE = 0).
32. RCLK cycle width will vary with extent by which pulses displaced by jitter. Specified under worst case
jitter conditions: 0.4 UI AMI data displacement for T1 and 0.2 UI AMI data displacement for E1.
33. At max load of 1.6 mA and 50 pF.
34. Host Mode (CLKE = 1).
35. Extended Hardware Mode.
36. The maximum TCLK burst rate is 5 MHz and tpw2(min) = 200 ns. The maximum gap size that can
be tolerated on TCLK is 12 VI.
37. The transmitted pulse width does not depend on the TCLK duty cycle.
RCLK
tpw1
tpwl1
tpwh1
HOST MODE
(CLKE = 1)
EXTENDED
HARDWARE
MODE OR
HARDWARE
HOST MODE
(CLKE = 0)
MODE OR
RCLK
RPOS
RNEG
su1
h1
tt
RDATA
BPV
Figure 1. Recovered Clock and Data Switching Characteristics
CS61535A
6
DS40F3
-XO¶
&21),'(17,$/




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36 


Datasheet Download




Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl