Electronic Components Datasheet Search
Selected language     English  ▼


CS61577-IL1Z Datasheet(PDF) 6 Page - Cirrus Logic

Part No. CS61577-IL1Z
Description  T1/E1 Line Interface
Download  30 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  CIRRUS [Cirrus Logic]
Homepage  http://www.cirrus.com
Logo 

 6 page
background image
(TA = -40
° to 85°C; TV+, RV+ = ±5%;
Inputs: Logic 0 = 0V, Logic 1 = RV+)
SDI to SCLK Setup Time
tdc
50
-
-
ns
SCLK to SDI Hold Time
tcdh
50
-
-
ns
SCLK Low Time
tcl
240
-
-
ns
SCLK High Time
tch
240
-
-
ns
SCLK Rise and Fall Time
tr, tf
-
-
50
ns
CS to SCLK Setup Time
tcc
50
-
-
ns
SCLK to CS Hold Time
tcch
50
-
-
ns
CS Inactive Time
tcwh
250
-
-
ns
SCLK to SDO Valid
(Note 33)
tcdv
-
-
200
ns
CS to SDO High Z
tcdz
-
100
-
ns
Input Valid To PCS Falling Setup Time
tsu4
50
-
-
ns
PCS Rising to Input Invalid Hold Time
th4
50
-
-
ns
PCS Active Low Time
tpcsl
250
-
-
ns
Notes: 33. Output load capacitance = 50pF
Any Digital Output
t
r
t
f
10%
10%
90%
90%
Figure 1. Signal Rise and Fall Characteristics
RCLK
tpw1
tpwl1
tpwh1
HOST MODE
(CLKE = 1)
EXTENDED
HARDWARE
MODE OR
HARDWARE
HOST MODE
(CLKE = 0)
MODE OR
RCLK
RPOS
RNEG
su1
h1
tt
RDATA
BPV
Figure 2. Recovered Clock and Data Switching Characteristics
CS61577
6
DS155F




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 


Datasheet Download




Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl