Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS4SD2M32DGX-6XT Datasheet(PDF) 3 Page - Austin Semiconductor

Part # AS4SD2M32DGX-6XT
Description  512K x 32 x 4 Banks (64-Mb) Synchronous SDRAM
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AUSTIN [Austin Semiconductor]
Direct Link  http://www.austinsemiconductor.com
Logo AUSTIN - Austin Semiconductor

AS4SD2M32DGX-6XT Datasheet(HTML) 3 Page - Austin Semiconductor

  AS4SD2M32DGX-6XT Datasheet HTML 1Page - Austin Semiconductor AS4SD2M32DGX-6XT Datasheet HTML 2Page - Austin Semiconductor AS4SD2M32DGX-6XT Datasheet HTML 3Page - Austin Semiconductor AS4SD2M32DGX-6XT Datasheet HTML 4Page - Austin Semiconductor AS4SD2M32DGX-6XT Datasheet HTML 5Page - Austin Semiconductor AS4SD2M32DGX-6XT Datasheet HTML 6Page - Austin Semiconductor AS4SD2M32DGX-6XT Datasheet HTML 7Page - Austin Semiconductor AS4SD2M32DGX-6XT Datasheet HTML 8Page - Austin Semiconductor AS4SD2M32DGX-6XT Datasheet HTML 9Page - Austin Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 52 page
background image
SDRAM
SDRAM
SDRAM
SDRAM
SDRAM
AS4SD2M32
AS4SD2M32
Rev. 1.0 1/08
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
3
Austin Semiconductor, Inc.
PIN NUMBER
SYMBOL
TYPE
DESCRIPTION
68
CLK
Input
Clock: CLK is driven by the system clock. All SDRAM input
signals are sampled on the positive edge of CLK. CLK also
increments the internal burst counter and controls the output
registers.
67
CKE
Input
Clock Enable: CKE activates (HIGH) and deactivates (LOW) the
CLK signal. Deactivating the clock provides PRECHARGE
POWER-DOWN and SLEF REFRESH operation (all banks idle),
ACTIVE POWER-DOWN (row active in any bank) or CLOCK
SUSPEND operation (burst/access in progress). CKE is
synchronous except after the device enters power-down and self
refresh modes, where CKE becomes asynchronous until after
exiting the same mode. The input buffers, including CLK, are
disabled during power-down and self refresh modes, providing low
standby power. CKE may be tied HIGH.
20
CS\
Input
Chip Select: CS\ enables (registered LOW) and disables
(registered HIGH) the command decoder. All commands are
masked when CS\ is registered HIGH. CS\ provides for external
bank selection on systems with multiple banks. CS\ in considered
part of the command code.
17, 18, 19
WE\, CAS\,
RAS\
Input
Command Inputs: WE\, CAS\ and RAS\ (along with CS\) define
the command being entered.
16,71,28,59
DQM0, DQM1,
DQM2, DQM3
Input
Input/Output Mask: DQM is an input mask signal for write
accesses and an output enable signal for read accesses. Input
data is masked when DWM is sampled HIGH during a WRITE
cycle. The outptu buffers are placed in a High-Z state (two-clock
latency) when DQM is sampled HIGH during a READ cycle.
DQM0 corresponds to DQ0-7, DQM2 to DQ16-23, DQM3 to
DQ24-31
22, 23
BA0, BA1
Input
Bank Address Inputs: BA0 and BA1 define to which bank the
ACTIVE, READ, WRITE, or PRECHARGE command is being
applied.
25, 26, 27, 60, 61, 62, 63, 64,
65, 66, 24
A0 - A10
Input
Address Inputs: A0-A12 are sampled during the ACTIVE
command (row address A0-A12) and READ/WRITE command
(column-address A0-A8; with A10 defining auto precharge) to
select one location out of the memory array in the respective
bank. A10 is sampled during a PRECHARGE command to
determine if all banks are to be prechaged (A10 [HIGH]) or bank
selected by (A10 [LOW]). The address inputs also provide the
op-code during LOAD MODE REGISTER COMMAND.
2,4,5,7,8,10,11,13,74,76,77,
79,80,82,83,85,31,33,34,36,3
7,39,40,42,45,47,48,50,51,53
,54,56
DQ0 - DQ31
I/O
Data Input/Output: Data bus
14, 21, 30, 57, 69, 70, 73
NC
---
No Connect: These pins should be left unconnected.
3,9,35,41,49,55,75,81
VDDQ
Supply
DQ Power: Isolated DQ power to the die for improved noise
immunity.
6,12,32,38,46,52,78,84
VSSQ
Supply
DQ Ground: Isolated DQ ground to the die for imporved noise
immunity.
1,15,29,43
VDD
Supply Power Supply: +3.3V ±0.3V
44,58,72,86
VSS
Supply Ground
PIN DESCRIPTIONS


Similar Part No. - AS4SD2M32DGX-6XT

ManufacturerPart #DatasheetDescription
logo
Austin Semiconductor
AS4SD16M16 AUSTIN-AS4SD16M16 Datasheet
1Mb / 51P
   256 MB: 16 Meg x 16 SDRAM Synchronous DRAM Memory
AS4SD16M16 AUSTIN-AS4SD16M16 Datasheet
2Mb / 52P
   256 MB: 16 Meg x 16 SDRAM Synchronous DRAM Memory
logo
Micross Components
AS4SD16M16 MICROSS-AS4SD16M16 Datasheet
6Mb / 52P
   LVTTL- compatible inputs and outputs
logo
Austin Semiconductor
AS4SD16M16DG-75 AUSTIN-AS4SD16M16DG-75 Datasheet
1Mb / 51P
   256 MB: 16 Meg x 16 SDRAM Synchronous DRAM Memory
AS4SD16M16DG-75/IT AUSTIN-AS4SD16M16DG-75/IT Datasheet
1Mb / 51P
   256 MB: 16 Meg x 16 SDRAM Synchronous DRAM Memory
More results

Similar Description - AS4SD2M32DGX-6XT

ManufacturerPart #DatasheetDescription
logo
Integrated Circuit Solu...
IC42S32202L ICSI-IC42S32202L Datasheet
748Kb / 62P
   512K x 32 Bit x 4 Banks (64-MBIT) SDRAM
logo
Winbond
W986432AH WINBOND-W986432AH Datasheet
1Mb / 44P
   512K x 4 BANKS x 32 BITS SDRAM
W946432AD WINBOND-W946432AD Datasheet
462Kb / 40P
   512K X 4 BANKS X 32 BITS DDR SDRAM
logo
Samsung semiconductor
K4S643232E-TI SAMSUNG-K4S643232E-TI Datasheet
100Kb / 12P
   2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
K4S643232F- SAMSUNG-K4S643232F- Datasheet
99Kb / 12P
   2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL3.3V
logo
Micron Technology
MT48LC2M32B2TG-7ITG MICRON-MT48LC2M32B2TG-7ITG Datasheet
3Mb / 80P
   SDR SDRAM MT48LC2M32B2 ??512K x 32 x 4 Banks
logo
Samsung semiconductor
K4S643232F SAMSUNG-K4S643232F Datasheet
101Kb / 12P
   2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
K4S643232C SAMSUNG-K4S643232C Datasheet
1Mb / 43P
   2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
K4S643232E SAMSUNG-K4S643232E Datasheet
102Kb / 12P
   2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
KM432S2030C SAMSUNG-KM432S2030C Datasheet
1Mb / 43P
   2M x 32 SDRAM 512K x 32bit x 4 Banks Synchronous DRAM LVTTL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com