Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS4SD16M72PBG-ES Datasheet(PDF) 4 Page - Austin Semiconductor

Part # AS4SD16M72PBG-ES
Description  16M x 72, SDR SDRAM MCP
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AUSTIN [Austin Semiconductor]
Direct Link  http://www.austinsemiconductor.com
Logo AUSTIN - Austin Semiconductor

AS4SD16M72PBG-ES Datasheet(HTML) 4 Page - Austin Semiconductor

  AS4SD16M72PBG-ES Datasheet HTML 1Page - Austin Semiconductor AS4SD16M72PBG-ES Datasheet HTML 2Page - Austin Semiconductor AS4SD16M72PBG-ES Datasheet HTML 3Page - Austin Semiconductor AS4SD16M72PBG-ES Datasheet HTML 4Page - Austin Semiconductor AS4SD16M72PBG-ES Datasheet HTML 5Page - Austin Semiconductor AS4SD16M72PBG-ES Datasheet HTML 6Page - Austin Semiconductor AS4SD16M72PBG-ES Datasheet HTML 7Page - Austin Semiconductor AS4SD16M72PBG-ES Datasheet HTML 8Page - Austin Semiconductor AS4SD16M72PBG-ES Datasheet HTML 9Page - Austin Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
Austin Semiconductor, Inc.
Proprietary Material
ASI Product Marketing
Load Mode Register
The MODE REGISTER is loaded via inputs A0-A11 (A12
should be driven LOW). See MODE REGISTER heading in
the REGISTER DEFINITION section. The LOAD MODE
REGISTER command can only be issued when all banks are
idle, and a subsequent executable command cannot be issued
until tMRD is met.
Active
The ACTIVE command is used to open (or activate) a row in
a particular bank for a subsequent access. The value on the
BA0, BA1 inputs selects the bank, and the address provided
on inputs A0-A12 selects the row. This row remains active
(or open) for accesses until a PRECHARGE command is
issued to that bank. A PRECHARGE command must be
issued before opening a different row in the same bank.
Read
The read command is used to initiate a burst read access to an
active row. The value on the BA0, BA1 inputs selects the
bank, and the address provided on inputs A0-A8 (each x16)
selects the starting column location. The value on input A10
determines whether or not AUTO PRECHARGE is used. If
AUTO PRECHARGE is selected, the row will remain open
for subsequent accesses. READ data appears on the DQs
subject to the logic level on the DQM inputs two clocks
earlier. If a given DQM signal was registered HIGH, the
corresponding DQs will be High-Z two clocks later; if the
DQM signal was registered LOW, the DQs will provide valid
data.
Write
The WRITE command is used to initiate a BURST WRITE
access to an active row. The value on the BA0, BA1 inputs
selects the bank, and the address provided on inputs A0-A8
(each x16) selects the starting column location. The value on
input A10 determines whether or not AUTO PRECHARGE is
used. If AUTO PRECHARGE is selected, the row being
accessed will be PRECHARGED at the end of the WRITE
BURST; if for subsequent accesses input data appearing on
the DQs is WRITTEN to the memory array subject to the
DQM input logic level appearing coincident with the data. If
a given DQM signal is registered LOW, the corresponding
data will be written to memory; if the DQM signal is
HIGH, the corresponding data inputs will be ignored, and
a WRITE will not be executed to that byte/column
location.
Precharge
The PRECHARGE command is used to deactivate the
open row in a particular bank or the open row in all
banks. The bank(s) will be available for a subsequent row
access a specified time (tRP) after the PRECHARGE
command is issued. Input A10 determines whether one or
all banks are to be PRECHARGED, inputs BA0, BA1
select the bank. Otherwise BA0, BA1 are treated as
“Don’t Care”. Once a bank has been PRECHARGED, it
is in the idle state and must be activated prior to any
READ or WRITE commands being issued to that bank.
Auto Precharge
AUTO PRECHARGE is a feature which performs the
same individual bank PRECHARGE function described
above, without requiring an explicit command. This is
accomplished by using A10 to enable AUTO
PRECHARGE in conjunction with a specific READ or
WRITE command. A PRECHARGE of the bank/row that
is addressed with the READ or WRITE command is
automatically performed upon completion of the READ
or WRITE burst, except in the full-page burst mode,
where AUTO PRECHARGE does not apply. AUTO
PRECHARGE is nonpersistent in that it is either enabled
or disabled for each individual READ or WRITE
command.
AUTO PRECHARGE ensures that the PRECHARGE is
initiated at the earliest valid stage within a burst. The user
must not issue another command to the same bank until
the PRECHARGE time (tRP) is completed. This is
determined as if an explicit PRECHARGE command was
issued at the earliest possible time, as described for each
burst type Operation.
Burst Terminate
The BURST TERMINATE command is used to truncate
either a fixed-length or full-page burst. The most recently
registered READ or WRITE command prior to the
BURST TERMINATE command will be truncated.
AS4SD16M72PBG-s/IT,ET,XT
16M x 72, SDR SDRAM, 3.3v Core/ 3.3v IO


Similar Part No. - AS4SD16M72PBG-ES

ManufacturerPart #DatasheetDescription
logo
Austin Semiconductor
AS4SD16M16 AUSTIN-AS4SD16M16 Datasheet
1Mb / 51P
   256 MB: 16 Meg x 16 SDRAM Synchronous DRAM Memory
AS4SD16M16 AUSTIN-AS4SD16M16 Datasheet
2Mb / 52P
   256 MB: 16 Meg x 16 SDRAM Synchronous DRAM Memory
logo
Micross Components
AS4SD16M16 MICROSS-AS4SD16M16 Datasheet
6Mb / 52P
   LVTTL- compatible inputs and outputs
logo
Austin Semiconductor
AS4SD16M16DG-75 AUSTIN-AS4SD16M16DG-75 Datasheet
1Mb / 51P
   256 MB: 16 Meg x 16 SDRAM Synchronous DRAM Memory
AS4SD16M16DG-75/IT AUSTIN-AS4SD16M16DG-75/IT Datasheet
1Mb / 51P
   256 MB: 16 Meg x 16 SDRAM Synchronous DRAM Memory
More results

Similar Description - AS4SD16M72PBG-ES

ManufacturerPart #DatasheetDescription
logo
Micron Technology
MT48LC64M4A2 MICRON-MT48LC64M4A2_12 Datasheet
3Mb / 86P
   SDR SDRAM
MT48LC4M16A2B4-75 MICRON-MT48LC4M16A2B4-75 Datasheet
3Mb / 83P
   SDR SDRAM
MT48LC4M16A2B4-6AITJ MICRON-MT48LC4M16A2B4-6AITJ Datasheet
3Mb / 83P
   SDR SDRAM
MT48LC4M32B2P-6G MICRON-MT48LC4M32B2P-6G Datasheet
3Mb / 79P
   SDR SDRAM
logo
Siemens Semiconductor G...
HYS6472V16200GU SIEMENS-HYS6472V16200GU Datasheet
84Kb / 17P
   3.3 V 16M x 64/72-Bit SDRAM Modules 3.3 V 32M x 64/72-Bit SDRAM Modules 3.3 V 64M x 64/72-Bit SDRAM Modules
logo
Mosel Vitelic, Corp
V437316S04V MOSEL-V437316S04V Datasheet
338Kb / 12P
   3.3 VOLT 16M x 72 HIGH PERFORMANCE UNBUFFERED ECC SDRAM MODULE
V437216S04VCTG-75 MOSEL-V437216S04VCTG-75 Datasheet
248Kb / 12P
   3.3 VOLT 16M x 72 HIGH PERFORMANCE PC133 UNBUFFERED ECC SDRAM MODULE
V437216S04VCTG-10PC MOSEL-V437216S04VCTG-10PC Datasheet
67Kb / 11P
   3.3 VOLT 16M x 72 HIGH PERFORMANCE PC100 UNBUFFERED ECC SDRAM MODULE
V827316K04S MOSEL-V827316K04S Datasheet
271Kb / 13P
   2.5 VOLT 16M x 72 HIGH PERFORMANCE UNBUFFERED ECC DDR SDRAM MODULE
logo
Micron Technology
MT48LC2M32B2TG-7ITG MICRON-MT48LC2M32B2TG-7ITG Datasheet
3Mb / 80P
   SDR SDRAM MT48LC2M32B2 ??512K x 32 x 4 Banks
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com