Electronic Components Datasheet Search |
|
ADP5020 Datasheet(PDF) 7 Page - Analog Devices |
|
ADP5020 Datasheet(HTML) 7 Page - Analog Devices |
7 / 28 page ADP5020 Rev. 0 | Page 7 of 28 I2C TIMING SPECIFICATIONS Table 6. Parameter Min Max Unit Description fSCL 400 kHz SCL clock frequency tHIGH 0.6 μs SCL high time tLOW 1.3 μs SCL low time tSU,DAT 100 ns Data setup time tHD,DAT1 0 0.9 μs Data hold time tSU,STA 0.6 μs Setup time for repeated start tHD,STA 0.6 μs Hold time for start/repeated start tBUF 1.3 μs Bus free time between a stop condition and a start condition tSU,STO 0.6 μs Setup time for stop condition tRISE 20 + 0.1CB 300 ns Rise time of SCL/SDA tFALL 20 + 0.1CB 300 ns Fall time of SCL/SDA tSP 0 50 ns Pulse width of suppressed spike CB2 400 pF Capacitive load for each bus line 1 A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the VIHMIN of the SCL signal) to bridge the undefined region of the SCL falling edge. 2 CB is the total capacitance of one bus line in picofarads (pF). Timing Diagram SDA SCL S S = START CONDITION Sr = START REPEATED CONDITION P = STOP CONDITION Sr P S tLOW tRISE tSU,DAT tHD,DAT tHIGH tFALL tFALL tSU,STA tHD,STA tSP tRISE tSU,STO tBUF Figure 3. I2C Interface Timing Diagram |
Similar Part No. - ADP5020 |
|
Similar Description - ADP5020 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |