Electronic Components Datasheet Search |
|
XRT86VL30IV80 Datasheet(PDF) 9 Page - Exar Corporation |
|
XRT86VL30IV80 Datasheet(HTML) 9 Page - Exar Corporation |
9 / 62 page XRT86VL30 7 REV. 1.0.3 T1/E1/J1 BITS ELEMENT - HARDWARE MANUAL TRANSMIT SYSTEM SIDE INTERFACE SIGNAL NAME 128-PIN# 80-PIN# TYPE OUTPUT DRIVE(MA) DESCRIPTION TxSER/ TxPOS 55 30 I - Transmit Serial Data Input (TxSER)/Transmit Positive Dig- ital Input (TxPOS): The exact function of this pin depends on the mode of opera- tion selected, as described below. DS1/E1 Mode - TxSER This pin functions as the transmit serial data input on the sys- tem side interface, which are latched on the rising edge of the TxSERCLk pin. Any payload data applied to this pin will be inserted into an outbound DS1/E1 frame and output to the line. In DS1 mode, the framing alignment bits, facility data link bits, CRC-6 bits, and signaling information can also be inserted from this input pin if configured appropriately. In E1 mode, all data intended to be transported via Time Slots 1 through 15 and Time slots 17 through 31 must be applied to this input pin. Data intended for Time Slots 0 and 16 can also be applied to this input pin If configured accordingly. DS1 or E1 High-Speed Multiplexed Mode* - TxSER In this mode, this pin is used as the high-speed multiplexed data input pin on the system side. High-speed multiplexed data must be applied to TxSER in a byte or bit-interleaved way. The three unused channels are ignored for the single channel device. The framer latches in the multiplexed data on TxSER using TxMSYNC/TxINCLK and demultiplexes this data into 1 serial stream and 3 unused serial streams. The LIU block will then output the data to the line interface using TxSERCLK. DS1 or E1 Framer Bypass Mode - TxPOS In this mode, TxSER is used for the positive digital input pin (TxPOS) to the LIU. NOTE: 1. *High-speed multiplexed modes include (For T1/E1) 16.384MHz HMVIP, H.100, Bit-multiplexed modes, and (For T1 only) 12.352MHz Bit-multiplexed mode. 2. In DS1 high-speed modes, the DS-0 data is mapped into an E1 frame by ignoring every fourth time slot (don’t care). 3. This pin is internally pulled “High”. |
Similar Part No. - XRT86VL30IV80 |
|
Similar Description - XRT86VL30IV80 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |