Electronic Components Datasheet Search |
|
XRT86SH328IB Datasheet(PDF) 3 Page - Exar Corporation |
|
XRT86SH328IB Datasheet(HTML) 3 Page - Exar Corporation |
3 / 159 page XRT86SH328 3 REV. 1.0.1 SONET TO 28-T1/21-E1 PDH MAPPER - VOYAGER PIN AND ARCHITECTURE DESC FEATURES VT Mapper • Maps up to 28 synchronous or asynchronous T1 signals to SONET STS-1 SPE (Synchronous Payload Envelope) via VT1.5 Virtual Tributaries or to SDH STM-0 AU-3 payload capacity via TUG-2 and TU-11 Tributary Groups. • Maps up to 21 synchronous or asynchronous E1 signals to SONET STS-1 SPE (Synchronous Payload Envelope) via VT2 Virtual Tributaries or to SDH STM-0 AU-3 payload capacity via TUG-2 and TU-12 Tributary Groups. • Dynamic VT/TU size selection. • Inserts valid V5 bit interleaved parity BIP-2 in the transmit direction. • Detects and counts V5 BIP-2 errors for performance monitoring. • Configurable remote error indication REI-V/LP-REI insertion for V5 BIP-2 errors. • Supports proprietary V5 remote loopcodes. • Detects and counts remote errors. • Automatic receive monitor functions include VT/TU remote defect indication RDI-V/LP-RDI, VT/TU remote failure indication RFI-V/LP-RFI, VT/TU remote error indication REI-V/LP-REI, BIP-2 errors, VT/TU AIS, VT/ TU Automatic Protection Switching (APS) signalling for low order path level, and VT/TU loss of pointer LOP- V/LP-LOP. • Automatic receive monitoring functions can be configured to provide an interrupt to the control system, or the device can be operated in a polled mode. • Test pattern generation and detection/dropping for setup and maintenance. • User configurable for VT/TU label, AIS-V/LP-AIS, RDI-V/LP-RDI, RFI-V/LP-RFI, REI-V/LP-REI, APS, force BIP-2 errors, or unequipped tributary insertion. T1 Framing Synchronizer • Fifty-Six independent, full duplex T1 Tx and Rx Framer/LIUs • Two 512-bit (two-frame) elastic store, PCM frame slip buffers (FIFO) on TX and Rx • Supports Robbed Bit Signaling (RBS) • Supports ISDN Primary Rate Interface (ISDN PRI) signaling • Integrated HDLC controller per channel for transmit and receive, each controller having two 64-byte buffers (buffer 0 / buffer 1) • HDLC Controllers Support SS7 • Timeslot assignable HDLC • Automatic Performance Report Generation (PMON Status) can be inserted into the transmit LAPD interface every 1 second or for a single transmission • Alarm Indication Signal with Customer Installation signature (AIS-CI) • Remote Alarm Indication with Customer Installation (RAI-CI) • Gapped Clock interface mode for Transmit and Receive. • Parallel search algorithm for fast frame synchronization • Direct access to D and E channels for fast transmission of data link information |
Similar Part No. - XRT86SH328IB |
|
Similar Description - XRT86SH328IB |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |