Electronic Components Datasheet Search |
|
EDE2108ABSE Datasheet(PDF) 10 Page - Elpida Memory |
|
EDE2108ABSE Datasheet(HTML) 10 Page - Elpida Memory |
10 / 81 page EDE2104ABSE, EDE2108ABSE Data Sheet E1196E30 (Ver. 3.0) 10 AC Timing for IDD Test Conditions For purposes of IDD testing, the following parameters are to be utilized. DDR2-800 DDR2-667 DDR2-533 Parameter 6-6-6 5-5-5 4-4-4 Unit CL (IDD) 6 5 4 tCK tRCD (IDD) 15 15 15 ns tRC (IDD) 60 60 60 ns tRRD (IDD) 7.5 7.5 7.5 ns tFAW (IDD) 35 37.5 37.5 ns tCK (IDD) 2.5 3 3.75 ns tRAS (min.)(IDD) 45 45 45 ns tRAS (max.)(IDD) 70000 70000 70000 ns tRP (IDD) 15 15 15 ns tRFC (IDD) 195 195 195 ns IDD7 Timing Patterns for 8 Banks The detailed timings are shown in the IDD7 Timing Patterns for 8 Banks tables. Speed bins Timing Patterns DDR2-533 A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D A4 RA4 A5 RA5 A6 RA6 A7 RA7 D D DDR2-667 A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D DDR2-800 A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D D Remark: A = Active. RA = Read with auto precharge. D = Deselect Notes: 1. All banks are being interleaved at minimum tRC (IDD) without violating tRRD (IDD) and tFAW (IDD) using a Burst length = 4. 2. Control and address bus inputs are STABLE during DESELECTs. 3. IOUT = 0mA. |
Similar Part No. - EDE2108ABSE |
|
Similar Description - EDE2108ABSE |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |