Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HM5264165FLTT-B60 Datasheet(PDF) 10 Page - Elpida Memory

Part # HM5264165FLTT-B60
Description  64M LVTTL interface SDRAM 133 MHz/100 MHz 1-Mword16-bit4-bank/2-Mword8-bit4-bank /4-Mword4-bit4-bank PC/133, PC/100 SDRAM
Download  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ELPIDA [Elpida Memory]
Direct Link  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

HM5264165FLTT-B60 Datasheet(HTML) 10 Page - Elpida Memory

Back Button HM5264165FLTT-B60 Datasheet HTML 6Page - Elpida Memory HM5264165FLTT-B60 Datasheet HTML 7Page - Elpida Memory HM5264165FLTT-B60 Datasheet HTML 8Page - Elpida Memory HM5264165FLTT-B60 Datasheet HTML 9Page - Elpida Memory HM5264165FLTT-B60 Datasheet HTML 10Page - Elpida Memory HM5264165FLTT-B60 Datasheet HTML 11Page - Elpida Memory HM5264165FLTT-B60 Datasheet HTML 12Page - Elpida Memory HM5264165FLTT-B60 Datasheet HTML 13Page - Elpida Memory HM5264165FLTT-B60 Datasheet HTML 14Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 65 page
background image
HM5264165F/HM5264805F/HM5264405F-75/A60/B60
Data Sheet E0135H10
10
V
SS and VSSQ (power supply pins): Ground is connected. (VSS is for the internal circuit and VSSQ is for the
output buffer.)
Command Operation
Command Truth Table
The SDRAM recognizes the following commands specified by the
CS, RAS, CAS, WE and address pins.
CKE
Command
Symbol
n - 1 n
CS RAS CAS WE A12/A13 A10
A0
to A11
Ignore command
DESL
H
×
H
×××
×
×
×
No operation
NOP
H
×
L
HHH
××
×
Burst stop in full page
BST
H
×
L
HHL
××
×
Column address and read command
READ
H
×
LH
L
H
V
L
V
Read with auto-precharge
READ A
H
×
LH
L
H
V
H
V
Column address and write command
WRIT
H
×
LH
L
L
V
L
V
Write with auto-precharge
WRIT A
H
×
LH
L
L
V
H
V
Row address strobe and bank active
ACTV
H
×
LL
H
H
V
V
V
Precharge select bank
PRE
H
×
LL
H
L
V
L
×
Precharge all bank
PALL
H
×
LL
H
L
×
H
×
Refresh
REF/SELF H
V
L
L
L
H
××
×
Mode register set
MRS
H
×
L
LLL
V
V
V
Note:
H: V
IH.
L: V
IL. ×: VIH or VIL.
V: Valid address input
Ignore command [DESL]: When this command is set (
CS is High), the SDRAM ignore command input at
the clock. However, the internal status is held.
No operation [NOP]: This command is not an execution command. However, the internal operations
continue.
Burst stop in full-page [BST]: This command stops a full-page burst operation (burst length = full-page
(256; HM5264165F, 512; HM5264805F, 1024; HM5264405F)), and is illegal otherwise.
When data
input/output is completed for a full page of data, it automatically returns to the start address, and input/output
is performed repeatedly.


Similar Part No. - HM5264165FLTT-B60

ManufacturerPart #DatasheetDescription
logo
Hitachi Semiconductor
HM5264165FLTT-B60 HITACHI-HM5264165FLTT-B60 Datasheet
870Kb / 67P
   64M LVTTL interface SDRAM 133 MHz/100 MHz
More results

Similar Description - HM5264165FLTT-B60

ManufacturerPart #DatasheetDescription
logo
Elpida Memory
HM5225165B ELPIDA-HM5225165B Datasheet
462Kb / 63P
   256M LVTTL interface SDRAM 133 MHz/100 MHz 4-Mword 횞 16-bit 횞 4-bank/8-Mword 횞 8-bit 횞 4-bank /16-Mword 횞 4-bit 횞 4-bank PC/133, PC/100 SDRAM
HM5257165B ELPIDA-HM5257165B Datasheet
463Kb / 62P
   512M LVTTL interface SDRAM 133 MHz/100 MHz 8-Mword 횞 16-bit 횞 4-bank/16-Mword 횞 8-bit 횞 4-bank /32-Mword 횞 4-bit 횞 4-bank PC/133, PC/100 SDRAM
HM5259165B ELPIDA-HM5259165B Datasheet
368Kb / 63P
   512M LVTTL interface SDRAM 133 MHz/100 MHz 8-Mword 횞 16-bit 횞 4-bank/16-Mword 횞 8-bit 횞 4-bank /32-Mword 횞 4-bit 횞 4-bank PC/133, PC/100 SDRAM
HM5212165FLTD-75 ELPIDA-HM5212165FLTD-75 Datasheet
645Kb / 62P
   128M LVTTL interface SDRAM 133 MHz/100 MHz 2-Mword 횞 16-bit 횞 4-bank/4-Mword 횞 8-bit 횞 4-bank PC/133, PC/100 SDRAM
HM5212165FTD-75 ELPIDA-HM5212165FTD-75 Datasheet
570Kb / 62P
   128M LVTTL interface SDRAM 133 MHz/100 MHz 2-Mword 횞 16-bit 횞 4-bank/4-Mword 횞 8-bit 횞 4-bank PC/133, PC/100 SDRAM
HM52Y25165B-B6 ELPIDA-HM52Y25165B-B6 Datasheet
363Kb / 60P
   256M SDRAM 100 MHz 4-Mword 횞 16-bit 횞 4-bank /16-Mword 횞 4-bit 횞 4-bank
HM5425161B ELPIDA-HM5425161B Datasheet
489Kb / 65P
   256M SSTL_2 interface DDR SDRAM 143 MHz/133 MHz/125 MHz/100 MHz 4-Mword 횞 16-bit 횞 4-bank/8-Mword 횞 8-bit 횞 4-bank/ 16-Mword 횞 4-bit 횞 4-bank
logo
Hitachi Semiconductor
HM5212165F HITACHI-HM5212165F Datasheet
859Kb / 63P
   128M LVTTL interface SDRAM 133 MHz/100 MHz 2-Mword X 16-bit X 4-bank/4-Mword X 8-bit X 4-bank PC/133, PC/100 SDRAM
HM5225645F HITACHI-HM5225645F Datasheet
81Kb / 16P
   256M LVTTL interface SDRAM 100 MHz 1-Mword x 64-bit x 4-bank/2-Mword x 32-bit x 4-bank PC/100 SDRAM
logo
Elpida Memory
HB52F168GB-B ELPIDA-HB52F168GB-B Datasheet
135Kb / 19P
   128 MB Unbuffered SDRAM Micro DIMM 16-Mword 횞 64-bit, 133/100 MHz Memory Bus, 1-Bank Module (4 pcs of 16 M 횞 16 components) PC133/100 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com