MXED401

200-Column Cholesteric LCD Driver

www.clare.com

14580

January 29, 2003

FEATURES:

Displays

Transfer

Gray-Scale

Levels

Levels

OVERVIEW:

Clare introduces the MXED401, targeted

for the emerging non-volatile reflective LCD

market, specifically bi-stable and multi-stable

Cholesteric LCD’s. The MXED401 supports 200

phase-controlled voltage data outputs. This is

the first standard product driver for ChLCD display

panels.

FUNCTIONAL DESCRIPTION:

The MXED401 driver functions as a level shifter with a resting state at ground potential. Proper

operation of the logic enables gray-scale capability. The output is a 128 Counter Clock (CCLK) event

where each channel is a low resistive switch to external symmetric (with respect to ground) voltage

supplies. Proper operation of the logic allows gray scale capability. The output is initially low (MV4)

from one to sixty-four CCLK times, then continuously high (PV4) for sixty-four CCLK times, returning

low for the balance of the 128 CCLK cycle (before returning to its quiescent value (VSS2)). The data

driver chip is manufactured in a high voltage (30 V) CMOS process and is available in gold-bumped-

die form.

The Token Bit Shift Register is used to control data latch timing for the Temporary Storage Register.

A token bit (initialized by SRIN input) is transferred sequentially among the 200 possible (internal)

outputs of the Shift register. This allows data to fill the Temporary Storage Register to in a Right to

Left fashion. When the Temporary Register is filled its contents may be transferred to the Output

Storage register via the LAT input. Output phase control is then accomplished by the Pulse Phase

Shift Logic, data then passes to the High Voltage Translator unit to control the three output switches

associated with each column output driver.