Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

1894-32KLF Datasheet(PDF) 7 Page - Integrated Device Technology

Part # 1894-32KLF
Description  10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
Download  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

1894-32KLF Datasheet(HTML) 7 Page - Integrated Device Technology

Back Button 1894-32KLF Datasheet HTML 3Page - Integrated Device Technology 1894-32KLF Datasheet HTML 4Page - Integrated Device Technology 1894-32KLF Datasheet HTML 5Page - Integrated Device Technology 1894-32KLF Datasheet HTML 6Page - Integrated Device Technology 1894-32KLF Datasheet HTML 7Page - Integrated Device Technology 1894-32KLF Datasheet HTML 8Page - Integrated Device Technology 1894-32KLF Datasheet HTML 9Page - Integrated Device Technology 1894-32KLF Datasheet HTML 10Page - Integrated Device Technology 1894-32KLF Datasheet HTML 11Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 53 page
background image
ICS1894-32
10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
PHYCEIVER
IDT™ / ICS™ 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE 7
ICS1894-32
REV F 110209
ICS1894-32 devices. Each ICS1894-32 device is
assigned a PHY address between 1 and 7 by the P[4:0]
strapping pins. P3 and P4 address bits are hardcoded to
‘0’ in design.
An internal addressable set of thirty-one 8-bit MDIO
registers. Register [0:6] are required, and their functions
are defined by the IEEE 802.3u Specification. The
additional registers are provided for expanded
functionality.
The ICS1894-32 supports MIIM in both MII mode and RMII
mode.
The following table shows the MII Management frame
format for the ICS1894-32.
MII Management Frame Format
Interrupt (INT)
P2/INT (pin 11) is an optional interrupt signal that is used to
inform the external controller that there has been a status
update in the ICS1894-32 PHY register. Register 23 shows
the status of the various interrupts while register 22 controls
the enabling/disabling of the interrupts.
MII Data Interface
The Media Independent Interface (MII) is specified in
Clause 22 of the IEEE 802.3u Specification. It provides a
common interface between physical layer and MAC layer
devices, and has the following key characteristics:
Supports 10Mbps and 100Mbps data rates.
Uses a 25MHz reference clock, sourced by the PHY.
Provides independent 4-bit wide (nibble) transmit and
receive data paths.
Contains two distinct groups of signals: one for
transmission and the other for reception.
The ICS1894-32 is configured for MII mode upon power-up
or hardware reset with the following:
A 25MHz crystal connected to REFIN, REFOUT (pins 30,
29), or an external 25MHz clock source (oscillator)
connected to REFIN
Preamble Start of
Frame
Read/Write
OP Code
PHY Address
Bits [4:0]
REG Address
Bits [4:0]
TA
Data Bits
[15:0]
Idle
Read
32 1’s
01
10
00AAA
RRRRR
Z0
DDDDDDDD_DDDDDDDD
Z
Write
32 1’s
01
01
00AAA
RRRRR
10
DDDDDDDD_DDDDDDDD
Z


Similar Part No. - 1894-32KLF

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
1894-40KLF IDT-1894-40KLF Datasheet
465Kb / 52P
   10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
1894-40KLFT IDT-1894-40KLFT Datasheet
465Kb / 52P
   10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
More results

Similar Description - 1894-32KLF

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
ICS1894-40 IDT-ICS1894-40_11 Datasheet
341Kb / 53P
   10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
ICS1894-40 IDT-ICS1894-40_10 Datasheet
342Kb / 53P
   10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
logo
Renesas Technology Corp
ICS1894-32 RENESAS-ICS1894-32 Datasheet
513Kb / 51P
   10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
REV M 021512
logo
Integrated Device Techn...
ICS1894-32 IDT-ICS1894-32_1 Datasheet
489Kb / 53P
   10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
ICS1894-32 IDT-ICS1894-32_10 Datasheet
317Kb / 50P
   10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
ICS1894-40 IDT-ICS1894-40 Datasheet
465Kb / 52P
   10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
logo
Renesas Technology Corp
ICS1894-33 RENESAS-ICS1894-33 Datasheet
554Kb / 39P
   10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
021612
ICS1894-40 RENESAS-ICS1894-40 Datasheet
575Kb / 54P
   10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
022412
ICS1894-43 RENESAS-ICS1894-43 Datasheet
505Kb / 39P
   10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
030112
ICS1894-34 RENESAS-ICS1894-34 Datasheet
567Kb / 49P
   10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH MII INTERFACE
REV B 052112
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com