 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
EM68B16CWPA-25H Datasheet(PDF) 9 Page - Etron Technology, Inc. |
|
||||||||||||||||||||||||||||||
EM68B16CWPA-25H Datasheet(HTML) 9 Page - Etron Technology, Inc. |
|
|
9 / 59 page  EtronTech EM68B16CWPA Etron Confidential 9 Rev. 1.4 Mar. 2009 Mode Register Set(MRS) The mode register stores the data for controlling the various operating modes of DDR2 SDRAM. It controls CAS# latency, burst length, burst sequence, test mode, DLL reset, WR, and various vendor specific options to make DDR2 SDRAM useful for various applications.The default value of the mode register is not defined, therefore the mode register must be programmed during initialization for proper operation. The mode register is written by asserting LOW on CS#, RAS#, CAS#, WE#, BA0 and BA1, while controlling the state of address pins A0 - A12. The DDR2 SDRAM should be in all bank precharge state with CKE already HIGH prior to writing into the mode register.The mode register set command cycle time (tMRD) is required to complete the write operation to the mode register. The mode register contents can be changed using the same command and clock cycle requirements during normal operation as long as all bank are in the precharge state.The mode register is divided into various fields depending on functionality. - Burst Length Field (A2, A1, A0) This field specifies the data length of column access and selects the Burst Length. - Addressing Mode Select Field (A3) The Addressing Mode can be Interleave Mode or Sequential Mode. Both Sequential Mode and Interleave Mode support burst length of 4 and 8. -CAS# Latency Field (A6, A5, A4) This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS# Latency depends on the frequency of CK. The minimum whole value satisfying the following formula must be programmed into this field. tCAC(min) ≦ CAS# Latency X tCK - Test Mode field: A7; DLL Reset Mode field: A8 These two bits must be programmed to "00" in normal operation. - (BA0, BA1): Bank addresses to define MRS selection . Table 5. Mode Register Bitmap BA1 BA0 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 Address Field 0 0 PD WR DLL TM CAS# Latency BT Burst Length Mode Register A8 DLL Reset A7 Mode A3 Burst Type A2 A1 A0 BL 0 No 0 Normal 0 Sequential 0 1 0 4 1 Yes 1 Test 1 Interleave 0 1 1 8 Note 1: .For DDR2-667/800, WR min is determined by tCK (avg) max and WR max is determined by tCK(avg) min. WR [cycles] = RU {tWR[ns]/tCK(avg)[ns]}, where RU stands for round up. The mode register must be programmed to this value.This is also used with tRP to determine tDAL. A12 Active power down exit time Write recovery for autoprecharge*1 0 Fast exit (use tXARD) A11 A10 A9 WR(cycles) A6 A5 A4 CAS# Latency 1 Slow exit (use tXARDS) 0 0 0 Reserved 0 0 0 Reserved 0 0 1 2 0 0 1 Reserved BA1 BA0 MRS Mode 0 1 0 3 0 1 0 Reserved 0 0 MR 0 1 1 4 0 1 1 3 0 1 EMR(1) 1 0 0 5 1 0 0 4 1 0 EMR(2) 1 0 1 6 1 0 1 5 1 1 EMR(3) 1 1 0 Reserved 1 1 0 6 1 1 1 Reserved 1 1 1 Reserved |
Similar Part No. - EM68B16CWPA-25H |
|
Similar Description - EM68B16CWPA-25H |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
