PRELIMINARY
PSoC®3: CY8C34 Family Data Sheet
Document Number: 001-53304 Rev. *B
Page 11 of 99
device. All other supply pins must be less than or equal to
Vdda.
Vddd.
Supply for all digital peripherals and digital core regulator.
Vddd must be less than or equal to Vdda.
Vssa.
Ground for all analog peripherals.
Vssb.
Ground connection for boost pump.
Vssd.
Ground for all digital logic and I/O pins.
Vddio0, Vddio1, Vddio2, Vddio3.
Supply for I/O pins. See
pinouts for specific I/O pin to Vddio mapping. Vddio must be less
than or equal to Vdda.
XRES (and configurable XRES).
External reset pin. Active low
with internal pullup. In 48-pin SSOP parts, P1[2] is configured as
XRES. In all other parts the pin is configured as a GPIO.
4. CPU
4.1 8051 CPU
The CY8C34 devices use a single cycle 8051 CPU, which is fully
compatible with the original MCS-51 instruction set. The
CY8C34 family uses a pipelined RISC architecture, which
executes most instructions in 1 to 2 cycles to provide peak
performance of up to 24 MIPS with an average of 2 cycles per
instruction. The single cycle 8051 CPU runs ten times faster than
a standard 8051 processor.
The 8051 CPU subsystem includes these features:
Single cycle 8051 CPU
Up to 64 kB of Flash memory, up to 2 kB of EEPROM, and up
to 8 kB of SRAM
Programmable nested vector interrupt controller
Direct Memory Access (DMA) controller
Peripheral HUB (PHUB)
External Memory Interface (EMIF)
4.2 Addressing Modes
The following addressing modes are supported by the 8051:
Direct Addressing: The operand is specified by a direct 8-bit
address field. Only the internal RAM and the SFRs can be
accessed using this mode.
Indirect Addressing: The instruction specifies the register which
contains the address of the operand. The registers R0 or R1
are used to specify the 8-bit address, while the Data Pointer
(DPTR) register is used to specify the 16-bit address.
Register Addressing: Certain instructions access one of the
registers (R0-R7) in the specified register bank. These instruc-
tions are more efficient because there is no need for an address
field.
Register Specific Instructions: Some instructions are specific
to certain registers. For example, some instructions always act
on the accumulator. In this case, there is no need to specify the
operand.
Immediate Constants: Some instructions carry the value of the
constants directly instead of an address.
Indexed Addressing: This type of addressing can be used only
for a read of the program memory. This mode uses the Data
Pointer as the base and the accumulator value as an offset to
read a program memory.
Bit Addressing: In this mode, the operand is one of 256 bits.
4.3 Instruction Set
The 8051 instruction set is highly optimized for 8-bit handling and
Boolean operations. The types of instructions supported include:
Arithmetic instructions
Logical instructions
Data transfer instructions
Boolean instructions
Program branching instructions
4.3.1 Instruction Set Summary
4.3.1.1
Arithmetic Instructions
Arithmetic instructions support the direct, indirect, register,
immediate constant, and register specific instructions. Arithmetic
modes are used for addition, subtraction, multiplication, division,
increment, and decrement operations. lists the different arith-
metic instructions.
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
