3 / 21 page
CY14B256LA
Document Number: 001-54707 Rev. *B
Page 3
Pinouts
Figure 1. Pin Diagram - 44 Pin TSOP II/48 Pin SSOP
Figure 2. Pin Diagram - 32-Pin SOIC
NC
A8
NC
NC
VSS
DQ6
DQ5
DQ4
VCC
A13
DQ3
A12
DQ2
DQ1
DQ0
OE
A9
CE
NC
A0
A1
A2
A3
A4
A5
A6
A11
A7
A14
NC
NC
NC
NC
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
44 - TSOP II
Top View
(not to scale)
A10
NC
WE
DQ7
HSB
NC
VSS
VCC
VCAP
NC
(x8)
[4]
[5]
[2]
[3]
[1]
[1]
NC
A8
NC
NC
VSS
DQ6
DQ5
DQ4
VCC
A13
DQ3
A12
DQ2
DQ1
DQ0
OE
A9
CE
NC
A0
A1
A2
A3
A4
A5
A6
A11
A7
A14
NC
NC
NC
NC
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
A10
NC
WE
DQ7
HSB
NC
VSS
VCC
VCAP
NC
45
46
47
48
NC
NC
NC
NC
(x8)
(not to scale)
Top View
48 - SSOP
32 - SOIC
Top View
(not to scale)
(x8)
Notes
1. Address expansion for 1 Mbit. NC pin not connected to die
2. Address expansion for 2 Mbit. NC pin not connected to die.
3. Address expansion for 4 Mbit. NC pin not connected to die.
4. Address expansion for 8 Mbit. NC pin not connected to die.
5. Address expansion for 16 Mbit. NC pin not connected to die.
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
