Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY8C5488PVI-103 Datasheet(PDF) 11 Page - Cypress Semiconductor

Part # CY8C5488PVI-103
Description  Programmable System-on-Chip (PSoC)
Download  93 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY8C5488PVI-103 Datasheet(HTML) 11 Page - Cypress Semiconductor

Back Button CY8C5488PVI-103 Datasheet HTML 7Page - Cypress Semiconductor CY8C5488PVI-103 Datasheet HTML 8Page - Cypress Semiconductor CY8C5488PVI-103 Datasheet HTML 9Page - Cypress Semiconductor CY8C5488PVI-103 Datasheet HTML 10Page - Cypress Semiconductor CY8C5488PVI-103 Datasheet HTML 11Page - Cypress Semiconductor CY8C5488PVI-103 Datasheet HTML 12Page - Cypress Semiconductor CY8C5488PVI-103 Datasheet HTML 13Page - Cypress Semiconductor CY8C5488PVI-103 Datasheet HTML 14Page - Cypress Semiconductor CY8C5488PVI-103 Datasheet HTML 15Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 93 page
background image
PRELIMINARY
PSoC®5: CY8C54 Family Data Sheet
Document Number: 001-55036 Rev. *A
Page 11 of 93
The Cortex-M3 CPU subsystem includes these features:
ARM Cortex-M3 CPU
Programmable Nested Vectored Interrupt Controller (NVIC),
tightly integrated with the CPU core
Full featured debug and trace modules, tightly integrated with
the CPU core
Up to 256 KB of Flash memory, 2 KB of EEPROM, and 64 KB
of SRAM
Cache controller
Peripheral HUB (PHUB)
DMA controller
External Memory Interface (EMIF)
4.1.1 Cortex-M3 Features
The Cortex-M3 CPU features include:
4 GB address space. Predefined address regions for code,
data, and peripherals. Multiple buses for efficient and simulta-
neous accesses of instructions, data, and peripherals.
The Thumb®-2 instruction set, which offers ARM-level perfor-
mance at Thumb-level code density. This includes 16-bit and
32-bit instructions. Advanced instructions include:
Bit-field control
Hardware multiply and divide
Saturation
If-Then
Wait for events and interrupts
Exclusive access and barrier
Special register access
The Cortex-M3 does not support ARM instructions.
Bit-band support. Atomic bit-level write and read operations.
Unaligned data storage and access. Contiguous storage of
data of different byte lengths.
Operation at two privilege levels (privileged and user) and in
two modes (thread and handler). Some instructions can only
be executed at the privileged level. There are also two stack
pointers: Main (MSP) and Process (PSP). These features
support a multitasking operating system running one or more
user-level processes.
Extensive interrupt and system exception support.
4.1.2 Cortex-M3 Operating Modes
The Cortex-M3 operates at either the privileged level or the user
level, and in either the thread mode or the handler mode.
Because the handler mode is only enabled at the privileged level,
there are actually only three states, as shown in Table 4-1.
At the user level, access to certain instructions, special registers,
configuration registers, and debugging components is blocked.
Attempts to access them cause a fault exception. At the privi-
leged level, access to all instructions and registers is allowed.
The processor runs in the handler mode (always at the privileged
level) when handling an exception, and in the thread mode when
not.
4.1.3 CPU Registers
The Cortex-M3 CPU registers are listed in Table 4-2. Registers
R0-R15 are all 32 bits wide.
Table 4-1. Operational Level
Condition
Privileged
User
Running an exception Handler mode
Not used
Running main program Thread mode
Thread mode
Table 4-2. Cortex M3 CPU Registers
Register
Description
R0-R12
General purpose registers R0-R12 have no
special architecturally defined uses. Most
instructions that specify a general purpose
register specify R0-R12.
Low Registers: Registers R0-R7 are acces-
sible by all instructions that specify a general
purpose register.
High Registers: Registers R8-R12 are acces-
sible by all 32-bit instructions that specify a
general purpose register; they are not acces-
sible by all 16-bit instructions.
R13
R13 is the stack pointer register. It is a banked
register that switches between two 32-bit stack
pointers: the Main Stack Pointer (MSP) and the
Process Stack Pointer (PSP). The PSP is used
only when the CPU operates at the user level in
thread mode. The MSP is used in all other
privilege levels and modes. Bits[0:1] of the SP
are ignored and considered to be 0, so the SP is
always aligned to a word (4 byte) boundary.
R14
R14 is the Link Register (LR). The LR stores the
return address when a subroutine is called.
R15
R15 is the Program Counter (PC). Bit 0 of the PC
is ignored and considered to be 0, so instructions
are always aligned to a half word (2 byte)
boundary.
xPSR
The Program status registers are divided into
three status registers, which are accessed either
together or separately:
Application Program Status Register (APSR)
holds program execution status bits such as
zero, carry, negative, in bits[27:31].
Interrupt Program Status Register (IPSR)
holds the current exception number in bits[0:8].
Execution Program Status Register (EPSR)
holds control bits for interrupt continuable and
IF-THEN instructions in bits[10:15] and
[25:26]. Bit 24 is always set to 1 to indicate
Thumb mode. Trying to clear it causes a fault
exception.
[+] Feedback


Similar Part No. - CY8C5488PVI-103

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY8C54 CYPRESS-CY8C54 Datasheet
4Mb / 105P
   Programmable System-on-Chip (PSoC짰)
CY8C54 CYPRESS-CY8C54 Datasheet
3Mb / 105P
   Programmable System-on-Chip (PSoC) DC to 67 MHz operation
CY8C5466AXI-064 CYPRESS-CY8C5466AXI-064 Datasheet
4Mb / 105P
   Programmable System-on-Chip (PSoC짰)
CY8C5466AXI-064 CYPRESS-CY8C5466AXI-064 Datasheet
3Mb / 105P
   Programmable System-on-Chip (PSoC) DC to 67 MHz operation
CY8C5466LTI-063 CYPRESS-CY8C5466LTI-063 Datasheet
4Mb / 105P
   Programmable System-on-Chip (PSoC짰)
More results

Similar Description - CY8C5488PVI-103

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY8C21345 CYPRESS-CY8C21345_11 Datasheet
945Kb / 35P
   PSoC Programmable System-on-Chip
CY8C29466 CYPRESS-CY8C29466_09 Datasheet
1Mb / 46P
   PSoC Programmable System-on-Chip
CY8C27143 CYPRESS-CY8C27143_09 Datasheet
1Mb / 53P
   PSoC Programmable System-on-Chip
CY8C34 CYPRESS-CY8C34 Datasheet
3Mb / 99P
   Programmable System-on-Chip (PSoC)
CY8C52 CYPRESS-CY8C52 Datasheet
2Mb / 85P
   Programmable System-on-Chip (PSoC)
PSOC4100S CYPRESS-PSOC4100S Datasheet
733Kb / 42P
   Programmable System-on-Chip (PSoC)
CY8C21123 CYPRESS-CY8C21123_09 Datasheet
968Kb / 36P
   PSoC Programmable System-on-Chip
CY8C36 CYPRESS-CY8C36 Datasheet
2Mb / 99P
   Programmable System-on-Chip (PSoC)
CY8C28243 CYPRESS-CY8C28243_11 Datasheet
2Mb / 78P
   PSoC Programmable System-on-Chip
CY8C38 CYPRESS-CY8C38 Datasheet
3Mb / 100P
   Programmable System-on-Chip (PSoC)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com