Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PEX8617-BA50BC Datasheet(PDF) 2 Page - PLX Technology

Part # PEX8617-BA50BC
Description  PCIe Gen 2, 5.0GT/s 16-lane, 4-port Switch
Download  4 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PLX [PLX Technology]
Direct Link  http://www.plxtech.com
Logo PLX - PLX Technology

PEX8617-BA50BC Datasheet(HTML) 2 Page - PLX Technology

  PEX8617-BA50BC Datasheet HTML 1Page - PLX Technology PEX8617-BA50BC Datasheet HTML 2Page - PLX Technology PEX8617-BA50BC Datasheet HTML 3Page - PLX Technology PEX8617-BA50BC Datasheet HTML 4Page - PLX Technology  
Zoom Inzoom in Zoom Outzoom out
 2 / 4 page
background image
Dual-Host & Failover Support
The PEX 8617 product supports a Non-Transparent
(NT) Port, which enables the implementation of multi-
host systems and intelligent I/O modules in storage,
communications, and blade server applications. The NT
port allows systems to isolate host memory domains by
presenting the processor subsystem as an endpoint rather
than another memory
system. Base address
registers are used to
translate addresses;
doorbell registers are
used to send
interrupts between
the address domains;
and scratchpad
registers (accessible
by both CPUs) allow
inter-processor
communication
(see Figure 2).
In a two-port configuration (as in Figure 1), the
PEX 8617 can serve as an NT buffer, isolating two host
domains via two x8 links.
Dual Cast™
The PEX 8617 supports Dual Cast, a feature which
allows for the copying of data (e.g. packets) from one
ingress port to two egress ports allowing for higher
performance in dual-graphics, storage, security, and
redundant applications.
Read Pacing™
The Read Pacing feature allows users to throttle the
amount of read requests being made by downstream
devices. When a downstream device requests several
long reads back-to-back, the Root Complex gets tied up
in serving this downstream port. If this port has a narrow
link and is therefore slow in receiving these read packets
from the Root Complex, then other downstream ports
may become starved – thus, impacting performance. The
Read Pacing feature enhances performances by allowing
for the adequate servicing of all downstream devices.
Hot-Plug for High Availability
Hot-Plug capability allows users to replace hardware
modules and perform maintenance without powering
down the system. The PEX 8617 Hot-Plug capability
feature makes it suitable for High Availability (HA)
applications. Two downstream ports include a Standard
Hot-Plug Controller. If the PEX 8617 is used in an
application where one or more of its downstream ports
connect to PCI Express slots, each port’s Hot-Plug
Controller can be used to manage the hot-plug event of
its associated slot. Every port on the PEX 8617 is
equipped with a hot-plug control/status register to
support hot-plug capability through external logic via the
I
2C interface.
SerDes Power and Signal Management
The PEX 8617 supports software control of the SerDes
outputs to allow optimization of power and signal
strength in a system. The PLX SerDes implementation
supports four levels of power – off, low, typical, and
high. The SerDes block also supports loop-back modes
and advanced reporting of error conditions, which
enables efficient management of the entire system.
CPU
Primary Host
Root
Complex
End
Point
End
Point
PEX 8617
NT
CPU
Secondary Host
Non-Transparent
Port
Figure 2. Non-Transparent Port
Interoperability
The PEX 8617 is designed to be fully compliant with the
PCI Express Base Specification r2.0, and is backwards
compatible to PCI Express Base Specification r1.1 and
r1.0a. Additionally, it supports auto-negotiation, lane
reversal, and polarity reversal. Furthermore, the
PEX 8617 is designed for Microsoft Vista compliance.
All PLX switches undergo thorough interoperability
testing in PLX’s Interoperability Lab and compliance
testing at the PCI-SIG plug-fest.
Applications & Usage Models
Suitable for host-centric as well as peer-to-peer traffic
patterns, the PEX 8617 can be configured for a broad
range of form factors and applications.
Host Centric Fan-out
The PEX 8617, with its symmetric or asymmetric lane
configuration capability, allows user-specific tuning to a
variety of host-centric applications. Figure 3 shows a
typical workstation design where the root complex
provides a PCI Express link that needs to be expanded to
a larger number of smaller ports for a variety of I/O
functions. In this example, the PEX 8617 has a 4-lane
upstream port and three downstream ports using x4
links.
The PEX 8617 can also be used to create PCIe Gen 1
(2.5 Gbps) ports. The PEX 8617 is backwards
compatible with PCIe Gen 1 devices. Therefore, the
PEX 8617 enables a Gen 2 native Chip Set to fan-out to
Gen 1 endpoints. In Figure 3, the PCIe slots connected to
the PEX 8617’s downstream ports can be populated with
either PCIe Gen 1 or PCIe Gen 2 devices. Conversely,
the PEX 8617 can also be used to create Gen 2 ports on
a Gen 1 native Chip Set in the same fashion.


Similar Part No. - PEX8617-BA50BC

ManufacturerPart #DatasheetDescription
logo
AVAGO TECHNOLOGIES LIMI...
PEX8617 AVAGO-PEX8617 Datasheet
384Kb / 4P
   PCIe Gen 2, 5.0GT/s 16-lane, 4-port Switch
More results

Similar Description - PEX8617-BA50BC

ManufacturerPart #DatasheetDescription
logo
AVAGO TECHNOLOGIES LIMI...
PEX8617 AVAGO-PEX8617 Datasheet
384Kb / 4P
   PCIe Gen 2, 5.0GT/s 16-lane, 4-port Switch
logo
PLX Technology
PEX8613 PLX-PEX8613 Datasheet
204Kb / 4P
   PCIe Gen 2, 5.0GT/s 12-lane, 3-port Switch
logo
AVAGO TECHNOLOGIES LIMI...
PEX8613 AVAGO-PEX8613 Datasheet
202Kb / 4P
   PCIe Gen 2, 5.0GT/s 12-lane, 3-port Switch
PEX8616 AVAGO-PEX8616 Datasheet
215Kb / 4P
   PCIe Gen2, 5.0GT/s 16-lane, 4-port Switch
logo
PLX Technology
PEX8616 PLX-PEX8616 Datasheet
199Kb / 4P
   PCIe Gen2, 5.0GT/s 16-lane, 4-port Switch
PEX8648 PLX-PEX8648 Datasheet
230Kb / 4P
   PCIe Gen2, 5.0GT/s 48-lane, 12-port PCIe Switch
logo
AVAGO TECHNOLOGIES LIMI...
PEX8648 AVAGO-PEX8648 Datasheet
254Kb / 4P
   PCIe Gen2, 5.0GT/s 48-lane, 12-port PCIe Switch
logo
PLX Technology
PEX8716 PLX-PEX8716 Datasheet
436Kb / 5P
   16-lane, 4-port PCIe Gen 3 switch
PEX8612 PLX-PEX8612 Datasheet
183Kb / 4P
   PCIe Gen2, 5.0GT/s 12-lane, 3-port Switch
logo
AVAGO TECHNOLOGIES LIMI...
PEX8624 AVAGO-PEX8624 Datasheet
223Kb / 4P
   PCIe Gen2, 5.0GT/s 24-lane, 6-port Switch
More results


Html Pages

1 2 3 4


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com