Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PEX8664-AA50BCF Datasheet(PDF) 1 Page - PLX Technology

Part # PEX8664-AA50BCF
Description  PCI Express Gen 2 Switch, 64 Lanes, 16 Ports
Download  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PLX [PLX Technology]
Direct Link  http://www.plxtech.com
Logo PLX - PLX Technology

PEX8664-AA50BCF Datasheet(HTML) 1 Page - PLX Technology

  PEX8664-AA50BCF Datasheet HTML 1Page - PLX Technology PEX8664-AA50BCF Datasheet HTML 2Page - PLX Technology PEX8664-AA50BCF Datasheet HTML 3Page - PLX Technology PEX8664-AA50BCF Datasheet HTML 4Page - PLX Technology PEX8664-AA50BCF Datasheet HTML 5Page - PLX Technology  
Zoom Inzoom in Zoom Outzoom out
 1 / 5 page
background image
PEX 8664, PCI Express Gen 2 Switch, 64 Lanes, 16 Ports
Features
PEX 8664 General Features
o
64-lane, 16-port PCIe Gen2 switch
-
Integrated 5.0 GT/s SerDes
o
35 x 35mm
2, 1156-ball FCBGA package
o
Typical Power: 7.9 Watts
PEX 8664 Key Features
o
Standards Compliant
-
PCI Express Base Specification, r2.0
(backwards compatible w/ PCIe r1.0a/1.1)
-
PCI Power Management Spec, r1.2
-
Microsoft Vista Compliant
-
Supports Access Control Services
-
Dynamic link-width control
-
Dynamic SerDes speed control
o
High Performance
♦ performancePAK
Read Pacing (bandwidth throttling)
Multicast
Dynamic Buffer/FC Credit Pool
-
Non-blocking switch fabric
-
Full line rate on all ports
-
Packet Cut-Thru with 176ns max packet
latency (x16 to x16)
-
2KB Max Payload Size
o
Flexible Configuration
-
Ports configurable as x1, x2, x4, x8, x16
-
Registers configurable with strapping
pins, EEPROM, I
2C, or host software
-
Lane and polarity reversal
-
Compatible with PCIe 1.0a PM
o
Multi-Host & Fail-Over Support
-
Configurable Non-Transparent (NT) port
-
Failover with NT port
-
Up to Five upstream/Host ports with 1+1
or N+1 failover to other upstream ports
o
Quality of Service (QoS)
-
Eight traffic classes per port
-
Weighted round-robin source
port arbitration
o
Reliability, Availability, Serviceability
♦ visionPAK
Per Port Performance Monitoring
Per port payload & header counters
SerDes Eye Capture
Error Injection and Loopback
-
4 Hot Plug Ports with native HP Signals
-
All ports hot plug capable thru I
2C
(Hot Plug Controller on every port)
-
ECRC and Poison bit support
-
Data Path parity
-
Memory (RAM) Error Correction
-
INTA# and FATAL_ERR# signals
-
Advanced Error Reporting
-
Port Status bits and GPIO available
-
Per port error diagnostics
- JTAG AC/DC boundary scan
The ExpressLane
TM PEX 8664 device offers Multi-Host PCI Express
switching capability enabling users to connect multiple hosts to their
respective endpoints via scalable, high bandwidth, non-blocking
interconnection to a wide variety of applications including servers,
storage systems, and communications platforms. The PEX 8664 is
well suited for fan-out, aggregation, and peer-to-peer applications.
Multi-Host Architecture
The PEX 8664 employs an enhanced version of PLX’s field tested PEX 8648
PCIe switch architecture, which allows users to configure the device in
legacy single-host mode or multi-host mode with up to five host ports
capable of 1+1 (one active & one backup) or N+1 (N active & one backup)
host failover. This powerful architectural enhancement enables users to build
PCIe based systems to support high-availability, failover, redundant and
clustered systems.
High Performance & Low Packet Latency
The PEX 8664 architecture supports packet cut-thru with a maximum
latency of 176ns (x16 to x16). This, combined with large packet memory,
flexible common buffer/FC credit pool and non-blocking internal switch
architecture, provides full line rate on all ports for performance-hungry
applications such as servers and switch fabrics. The low latency enables
applications to achieve high throughput and performance. In addition to low
latency, the device supports a packet payload size of up to 2048 bytes,
enabling the user to achieve even higher throughput.
Data Integrity
The PEX 8664 provides end-to-end CRC (ECRC) protection and Poison bit
support to enable designs that require end-to-end data integrity. PLX also
supports data path parity and memory (RAM) error correction circuitry
throughout the internal data paths as packets pass through the switch.
Flexible Configuration
The PEX 8664’s 16 ports can be
configured to lane widths of x1, x2, x4,
x8, or x16. Flexible buffer allocation,
along with the device's flexible packet
flow control, maximizes throughput
for applications where more traffic
flows in the downstream, rather than
upstream, direction. Any port can be
designated as the upstream port, which
can be changed dynamically. Figure 1
shows some of the PEX 8664’s
common port configurations in legacy
Single-Host mode.
Figure 1. Common Port Configurations
PEX 8664
PEX 8664
PEX 8664
PEX 8664
x4
PEX 8664
PEX 8664
PEX 8664
PEX 8664
x8
PEX 8664
PEX 8664
PEX 8664
PEX 8664
x8
PEX 8664
PEX 8664
PEX 8664
PEX 8664
x16
15 x4
4 x4
5 x8
10 x4
6 x8
2 x8
© PLX Technology, www.plxtech.com
Page 1 of 1
5/14/2009, Version 1.1


Similar Part No. - PEX8664-AA50BCF

ManufacturerPart #DatasheetDescription
logo
AVAGO TECHNOLOGIES LIMI...
PEX8664 AVAGO-PEX8664 Datasheet
387Kb / 5P
   PCI Express Gen 2 Switch
More results

Similar Description - PEX8664-AA50BCF

ManufacturerPart #DatasheetDescription
logo
PLX Technology
PEX8764 PLX-PEX8764 Datasheet
590Kb / 5P
   PCI Express Gen3 Switch, 64 Lanes, 16 Ports
PEX8696 PLX-PEX8696 Datasheet
314Kb / 5P
   PCI Express Gen 2 Switch, 96 Lanes, 24 Ports
PEX8680 PLX-PEX8680 Datasheet
356Kb / 5P
   PCI Express Gen 2 Switch, 80 Lanes, 20 Ports
PEX8649 PLX-PEX8649 Datasheet
415Kb / 5P
   PCI Express Gen 2 Switch, 48 Lanes, 12 Ports
PEX8749 PLX-PEX8749 Datasheet
807Kb / 5P
   PCI Express Gen 3 Switch, 48 Lanes, 18 Ports
PEX8748 PLX-PEX8748 Datasheet
393Kb / 5P
   PCI Express Gen 3 Switch, 48 Lanes, 12 Ports
PEX8733 PLX-PEX8733 Datasheet
659Kb / 5P
   PCI Express Gen 3 Switch, 32 Lanes, 18 Ports
PEX8747 PLX-PEX8747 Datasheet
599Kb / 4P
   PCI Express Gen 3 Switch, 48 Lanes, 5 Ports
PEX8734 PLX-PEX8734 Datasheet
556Kb / 5P
   PCI Express Gen3 Switch, 32 Lanes, 8 Ports
PEX8796 PLX-PEX8796 Datasheet
570Kb / 5P
   PCI Express Gen3 Switch, 96 Lanes, 24 Ports
More results


Html Pages

1 2 3 4 5


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com