Electronic Components Datasheet Search |
|
PPC5734MF0MMGA8 Datasheet(PDF) 5 Page - Freescale Semiconductor, Inc |
|
PPC5734MF0MMGA8 Datasheet(HTML) 5 Page - Freescale Semiconductor, Inc |
5 / 118 page Overview MPC5634M Microcontroller Data Sheet, Rev. 4 Preliminary—Subject to Change Without Notice Freescale Semiconductor 5 — In-order execution and retirement — Precise exception handling — Branch processing unit – Dedicated branch address calculation adder – Branch acceleration using Branch Lookahead Instruction Buffer — Load/store unit – One-cycle load latency – Fully pipelined – Big and Little Endian support – Misaligned access support – Zero load-to-use pipeline bubbles — Thirty-two 64-bit general purpose registers (GPRs) — Memory management unit (MMU) with 8-entry fully-associative translation look-aside buffer (TLB) — Separate instruction bus and load/store bus — Vectored interrupt support — Interrupt latency < 120 ns @ 80 MHz (measured from interrupt request to execution of first instruction of interrupt exception handler) — Non-maskable interrupt (NMI) input for handling external events that must produce an immediate response, e.g., power down detection. On this device, the NMI input is connected to the Critical Interrupt Input. (May not be recoverable) — Critical Interrupt input. For external interrupt sources that are higher priority than provided by the Interrupt Controller. (Always recoverable) — New ‘Wait for Interrupt’ instruction, to be used with new low power modes — Reservation instructions for implementing read-modify-write accesses — Signal processing extension (SPE) APU – Operating on all 32 GPRs that are all extended to 64 bits wide – Provides a full compliment of vector and scalar integer and floating point arithmetic operations (including integer vector MAC and MUL operations) (SIMD) – Provides rich array of extended 64-bit loads and stores to/from extended GPRs – Fully code compatible with e200z6 core — Floating point – IEEE 754 compatible with software wrapper – Scalar single precision in hardware, double precision with software library – Conversion instructions between single precision floating point and fixed point – Fully code compatible with e200z6 core — Long cycle time instructions, except for guarded loads, do not increase interrupt latency — Extensive system development support through Nexus debug port • Advanced microcontroller bus architecture (AMBA) crossbar switch (XBAR) — Three master ports, four slave ports – Masters: CPU Instruction bus; CPU Load/store bus (Nexus); eDMA – Slave: Flash; SRAM; Peripheral Bridge; calibration EBI — 32-bit internal address bus, 64-bit internal data bus • Enhanced direct memory access (eDMA) controller — 32 channels support independent 8-bit, 16-bit, or 32-bit single value or block transfers — Supports variable sized queues and circular queues — Source and destination address registers are independently configured to post-increment or remain constant |
Similar Part No. - PPC5734MF0MMGA8 |
|
Similar Description - PPC5734MF0MMGA8 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |