 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ST7541 Datasheet(PDF) 11 Page - Sitronix Technology Co., Ltd. |
|
||||||||||||||||||||||||||||||
ST7541 Datasheet(HTML) 11 Page - Sitronix Technology Co., Ltd. |
|
|
11 / 78 page  ST7541 Ver 1.9 11/78 2007/9/3 SYSTEM CONTROL Name Type Description INTRS I Internal resistor select pin. This pin selects the resistors for adjusting V0 voltage level. INTRS = "H": use the internal resistors. INTRS = "L": use the external resistors. VR pin and external resistive divider control V0 voltage T[0] ~ T[9] Test Test pins. Don’ t use these pins. Please Open these pins. Reserve X This pin must be OPEN MF[2:0] I Manufacturer ID code for reference, suggest set to [ MF2.MF1.MF0 = 0.0.0 ] DS[1:0] I Display size ID code for reference, suggest set to [ DS1.DS0 = 0.0 ] TA, TB I Test pins TA and TB must connect to Vss. MICROPROCESSOR INTERFACE Name Type Description RST I Reset input pin. When RST is “L”, initialization is executed. PS[2:0] I Microprocessor interface select input pin PS2 PS1 PS0 Interface mode A0 Data Read/Write Serial clock L L H Parallel 80 A0 DB[7:0] /RD, /WR - L H H Parallel 68 A0 DB[7:0] E, R/W - L L L 3Line Serial - SID (DB7) Write only SCLK (DB6) L H L 4Line Serial A0 SID (DB7) Write only SCLK (DB6) H L L IIC Serial - SDA Read/Write SCL NOTE: *1. Reading of data or status is not available in serial interface modes (4-Line, 3-Line and IIC). *2. In 3-Line or 4-Line interface: DB[5:0], E_RD and RW_WR must be fixed to “H” or “L”. *3. In IIC and 3-Line interface: A0 must be fixed to “H” or “L”. CSB I Chip select input. Data/instruction I/O is enabled only when CSB is "L". When chip select is non-active, DB[7:0] will be high impedance. A0 I Register selection input. A0 = "H": DB[7:0] are display data. A0 = "L": DB[7:0] are control instruction. RW_WR I Read / Write execution control pin PS1 MPU type RW_WR Description H 6800-series R/W Read / Write control input pin. R/W = “H” : read; R/W = “L” : write. L 8080-series /WR Write enable clock input pin. The data on DB[7:0] are latched at the rising edge of the /WR signal. |
Similar Part No. - ST7541 |
|
Similar Description - ST7541 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
