T

R

I

Q

U

I

N

T

S E M I C O N D U C T O R , I N C .

1

For additional information and latest specifications, see our website: www.triquint.com

TQ2059

High-Frequency

Clock Generator

Features

• Output frequency range:

200 MHz to 350 MHz

• One differential PECL output:

600 mV (min) swing

• Common-mode voltage:

• Period-to-period output jitter:

30 ps peak-to-peak (typ)

120 ps peak-to-peak (max)

• Reference clock input:

20 MHz to 35 MHz TTL-level

crystal oscillator

• Self-contained loop filter

• Optional 200-ohm pull-down

resistors for AC-coupled outputs

• +5 V power supply

• 28-pin J-lead surface-mount

package

• Ideal for designs based on DEC

Figure 1. Pinout Diagram

TriQuint’s TQ2059 is a high-frequency clock generator. It utilizes a 20 MHz

to 35 MHz TTL input to generate a 200 MHz to 350 MHz PECL output. The

TQ2059 has a completely self-contained Phase-Locked Loop (PLL) running

at 400 MHz to 700 MHz. This stable PLL allows for a low period-to-period

output jitter of 120 ps (max), and enables tight duty-cycle control of 55%to

45% (worst case).

The TQ2059 provides optional 200-ohm on-chip pull-down resistors which

are useful if the output is AC-coupled to the device being driven. In order

to use these resistors, pin 20 (PDR2) should be connected to pin 21 (QN),

and pin 23 (PDR1) should be connected to pin 22 (Q).

Various test modes on the chip simplify debug and testing of systems by

slowing the clock output or by bypassing the PLL.

AVDD

Phase

Detector

1

4

3

2

NC

NC

NC

NC

NC

NC

VDD

NC

GND

NC

NC

TEST1

28

27

26

19

20

21

22

23

24

25

11

10

9

8

7

6

5

16

17

18

13

12

15

14

Control

VCO

MUX

MUX

TEST2