Electronic Components Datasheet Search |
|
LT3640EUFDTRPBF Datasheet(PDF) 10 Page - Linear Technology |
|
LT3640EUFDTRPBF Datasheet(HTML) 10 Page - Linear Technology |
10 / 24 page LT3640 10 3640p TIMING DIAGRAMS The LT3640 is a dual channel, constant-frequency, current mode monolithic buck switching regulator with power-on reset and watchdog timer. Both channels are synchronized to a single oscillator with frequency set by RT. Operation can be best understood by referring to the Block Diagram. Buck Regulators The high voltage channel is a nonsynchronous buck regulator that operates from the VIN pin. The start of each oscillator cycle sets an SR latch and turns on the internal NPN power switch. An amplifier and comparator monitor the current flowing between the VIN and SW1 pins, turning the switch off when this current reaches a level determined by the voltage at VC1 node. An error amplifier measures the output voltage through an external resistor divider tied to the FB1 pin and servos the VC1 node. The reference of the error amplifier is determined by the lower of the internal reference and the voltage at the SS1 pin. If the error amplifier’s output increases, more current is delivered to the output; if it decreases, less current is delivered. OPERATION An active clamp (not shown) on the VC1 node provides peak current limit. A DA pin current comparator extends the oscillator cycle until the catch diode current is below the valley current limit. Both the peak and valley current limits help to control the inductor current in fault condi- tions such as shorted output with high VIN. Both current limits are reduced when the voltage at the FB1 pin is below 0.2V. This current foldback helps to control the inductor current during start-up and overload. The NPN power switch driver operates from either the VIN pin or the BST pin. An external capacitor and diode are used to generate a voltage between the BST and SW pins. During the power-up of the LT3640, an internal 5mA current source charges the external BST capacitor. The regulator starts switching when the (BST-SW) voltage reaches the 2V threshold. The internal NPN power switch can be fully saturated for efficient operation when the (BST-SW) volt- age is between 2.3V and 5.5V. The low voltage channel is a synchronous buck regulator that operates from the VIN2 pin. It starts switching only FB RST WDI WDO 3640 TD tRST tUV t < tWDL tRST tDLY t < tWDU tWDL < t < tWDU tWDU tRST Power-On Reset Timing Watchdog Timing |
Similar Part No. - LT3640EUFDTRPBF |
|
Similar Description - LT3640EUFDTRPBF |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |