H5GQ1H24AFR-T0C datasheet(8/173 Pages) HYNIX

Electronic Components Datasheet Search

H5GQ1H24AFR-T0C Datasheet(PDF) 8 Page - Hynix Semiconductor

Part #	H5GQ1H24AFR-T0C

Description	1Gb (32Mx32) GDDR5 SGRAM

Download	173 Pages

Scroll/Zoom	100%

Manufacturer	HYNIX [Hynix Semiconductor]

Direct Link	http://www.skhynix.com/kor/main.do

Logo

8 / 173 page

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsability for use of circuits described. No patent licenses are implied.

Rev. 1.0 /Nov. 2009

H5GQ1H24AFR

0.2. CLOCKING

The GDDR5 SGRAM operates from a differential clock CK and CK#. Commands are registered at every

rising edge of CK. Addresses are registered at every rising edge of CK and every rising edge of CK#.

GDDR5 uses a DDR data interface and an 8n‐prefetch architecture. The data interface uses two differen‐

tial forwarded clocks (WCK/WCK#). DDR means that the data is registered at every rising edge of WCK

and rising edge of WCK#. WCK and WCK# are continuously running and operate at twice the frequency

of the command/address clock (CK/CK#).

Figure 1: GDDR5 Clocking and Interface Relationship

CK#

COMMAND

ADDRESS

DQ*1

WCK

WCK#

Note : Figure.1 shows the relationship between the data rate of the buses and the clocks and is not a timing diagram.

Manufacturer	Part #	Datasheet	Description
Elpida Memory	EDW2032BBBG	317Kb / 17P	2G bits GDDR5 SGRAM
Hynix Semiconductor	H5GQ2H24AFR	2Mb / 172P	2Gb (64Mx32) GDDR5 SGRAM
Elpida Memory	EDW1032BBBG	477Kb / 16P	1G bits GDDR5 SGRAM
	EDW4032BABG-70-F	222Kb / 17P	4G bits GDDR5 SGRAM
	EDW2032BBBG-7A-F	222Kb / 17P	2G bits GDDR5 SGRAM
Samsung semiconductor	K4G323222A	1Mb / 49P	32Mbit SGRAM
Keysight Technologies	U7245A	2Mb / 9P	U7245A GDDR5 Compliance
Samsung semiconductor	K4X1G323PC-L	563Kb / 20P	32Mx32 Mobile DDR SDRAM
Infineon Technologies A...	HYB25D128323C	1Mb / 53P	128 Mbit DDR SGRAM V1.7, July 2003
Samsung semiconductor	K4G41325FE	1Mb / 120P	4Gb GDDR5 SGRAM E-die 8M x 32Bit x 16 Banks Graphic Double Data Rate 5 Synchronous DRAM (170Ball FBGA) Rev. 0.0, Mar. 2015

Privacy Policy
ALLDATASHEET.NET

ALLDATASHEET.NET

Does ALLDATASHEET help your business so far? [ DONATE ]
About Alldatasheet \| Advertisement \| Contact us \| Privacy Policy \| Link Exchange \| Manufacturer List All Rights Reserved©Alldatasheet.com
Mirror Sites English : Alldatasheet.com \| English : Alldatasheet.net \| Chinese : Alldatasheetcn.com \| German : Alldatasheetde.com \| Japanese : Alldatasheet.jp Russian : Alldatasheetru.com \| Korean : Alldatasheet.co.kr \| Spanish : Alldatasheet.es \| French : Alldatasheet.fr \| Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com \| Polish : Alldatasheet.pl \| Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in \| Mexican : Alldatasheet.com.mx \| British : Alldatasheet.co.uk \| New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com \| icmetro.com

Does ALLDATASHEET help your business so far? [ DONATE ]

Family Site : ic2ic.com | icmetro.com