Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HY5FS123235AFCP-08 Datasheet(PDF) 10 Page - Hynix Semiconductor

Part # HY5FS123235AFCP-08
Description  512M (16Mx32) GDDR4 SDRAM
Download  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HY5FS123235AFCP-08 Datasheet(HTML) 10 Page - Hynix Semiconductor

Back Button HY5FS123235AFCP-08 Datasheet HTML 6Page - Hynix Semiconductor HY5FS123235AFCP-08 Datasheet HTML 7Page - Hynix Semiconductor HY5FS123235AFCP-08 Datasheet HTML 8Page - Hynix Semiconductor HY5FS123235AFCP-08 Datasheet HTML 9Page - Hynix Semiconductor HY5FS123235AFCP-08 Datasheet HTML 10Page - Hynix Semiconductor HY5FS123235AFCP-08 Datasheet HTML 11Page - Hynix Semiconductor HY5FS123235AFCP-08 Datasheet HTML 12Page - Hynix Semiconductor HY5FS123235AFCP-08 Datasheet HTML 13Page - Hynix Semiconductor HY5FS123235AFCP-08 Datasheet HTML 14Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 74 page
background image
Rev. 1.2 /June. 2008
10
HY5FS123235AFCP
Burst Length
Read and write accesses to the GDDR4 SDRAM are burst-oriented, with the burst length fixed at 8 and thus not
programmable in the MRS as with many other DRAMs. The burst length determines the maximum number of column
locations that can be accessed for a given READ or WRITE command.
When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All
accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is
reached. The block is uniquely selected by A3–Ai (where Ai is the most significant column address bit for a given
configuration) as the GDDR4 SDRAM has a fixed burst length of 8. Also GDDR4 SDRAM has a fixed start address of 000
within the block, thus A2-A0 does not select the access order within a burst and must be set to zero.
CAS Latency
The READ latency, or CAS latency, is the delay between the registration of a READ command and the availability of the
first piece of output data. The latency is set using bits A3-A6 and values of 7 - 20 are supported in the specification.
Vendor specifications should be checked for value(s) of CAS latency supported.
If a READ command is registered at clock edge n, and the latency is
m clocks, the data will be available nominally
coincident with clock edge
n+m.
Table 3 Cas Latency
Speed
Allowable Operating Frequency (GHz)
CL 22
CL 21
CL20
CL19
CL18
CL17
CL16
CL 15
CL 14
-06
<=1.6
(RDBI)
<=1.6
-07
<=1.4
(RDBI)
<=1.4
-08
<=1.2
(RDBI)
<=1.2
-09
<=1.1
(RDBI)
<=1.1
Table 2 Burst Order
Burst Length
Starting Column Address
Order of Access within a burst
Type = Sequential
8
A2 A1 A0
0 0 0
0 - 1 - 2 - 3 - 4 - 5 - 6 - 7


Similar Part No. - HY5FS123235AFCP-08

ManufacturerPart #DatasheetDescription
logo
LEM
HY5-P LEM-HY5-P Datasheet
109Kb / 2P
   Current Transducers HY 5 to 25-P
HY5-P LEM-HY5-P Datasheet
685Kb / 2P
   Current Transducers
HY5-P LEM-HY5-P_06 Datasheet
685Kb / 2P
   Current Transducers
HY50-P LEM-HY50-P Datasheet
130Kb / 2P
   Current Transducer HY 50-P
HY50-P LEM-HY50-P Datasheet
679Kb / 2P
   Current Transducers
More results

Similar Description - HY5FS123235AFCP-08

ManufacturerPart #DatasheetDescription
logo
Hynix Semiconductor
HY5DS113222FM HYNIX-HY5DS113222FM Datasheet
431Kb / 30P
   512M(16Mx32) GDDR SDRAM
HY5DW113222FMP HYNIX-HY5DW113222FMP Datasheet
300Kb / 30P
   512M(16Mx32) GDDR SDRAM
HY5DU113222FM-2 HYNIX-HY5DU113222FM-2 Datasheet
299Kb / 30P
   512M(16Mx32) GDDR SDRAM
logo
White Electronic Design...
WED3DL3216V WEDC-WED3DL3216V Datasheet
804Kb / 27P
   16Mx32 SDRAM
logo
Hynix Semiconductor
H5RS5223CFR-N3C HYNIX-H5RS5223CFR-N3C Datasheet
1Mb / 66P
   512Mbit (16Mx32) GDDR3 SDRAM
logo
Elpida Memory
EDS5104ABTA ELPIDA-EDS5104ABTA Datasheet
564Kb / 52P
   512M bits SDRAM
logo
List of Unclassifed Man...
IS43R16320D ETC2-IS43R16320D Datasheet
1Mb / 33P
   16Mx32, 32Mx16, 64Mx8 512Mb DDR SDRAM
logo
Elpida Memory
EDD5104ADTA ELPIDA-EDD5104ADTA Datasheet
469Kb / 49P
   512M bits DDR SDRAM
EDD5108AFTA-5 ELPIDA-EDD5108AFTA-5 Datasheet
558Kb / 48P
   512M bits DDR SDRAM
EDE5108AJBG ELPIDA-EDE5108AJBG Datasheet
620Kb / 77P
   512M bits DDR2 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com