Electronic Components Datasheet Search |
|
SG3526J Datasheet(PDF) 7 Page - Microsemi Corporation |
|
SG3526J Datasheet(HTML) 7 Page - Microsemi Corporation |
7 / 9 page Rev 1.1a Copyright © 1994 11861 Western Avenue ∞ ∞ ∞ ∞ ∞ Garden Grove, CA 92841 7 (714) 898-8121 ∞ ∞ ∞ ∞ ∞ FAX: (714) 893-2570 SG1526/SG2526/SG3526 APPLICATION INFORMATION (continued) The oscillator is programmed for frequency and deadtime with three components: R T, CT, and RD. Two waveforms are generated: a sawtooth waveform at pin 10 for pulse width modulation, and a logic clock at pin 12. The following procedure is recommended for choosing timing values: 1. With R D = 0Ω (pin 11 shorted to ground) select values for RT and CT from Figure 7 to give the desired oscillator period. Remember that the frequency at each driver output is half the oscillator frequency, and the frequency at the +V C terminal is the same as the oscillator frequency. 2. If more dead time is required, select a larger value of R D using Figure 6 as a guide. At 40kHz dead time increases by 400nSec/ohm. 3. Increasing the dead time will cause the oscillator frequency to decrease slightly. Go back and decrease the value of R T slightly to bring the frequency back to the nominal design value. The SG1526 can be synchronized to an external logic clock by programming the oscillator to free-run at a frequency 10% slower than the sync frequency. A periodic LOW logic pulse approximately 0.5µSec wide at the SYNC pin will then lock the oscillator to the external frequency. Multiple devices can be synchronized together by programming one master unit for the desired frequency, and then sharing its sawtooth and clock waveforms with the slave units. All C T terminals are connected to the CT pin of the master, and all SYNC terminals are likewise connected to the SYNC pin of the master. Slave R T terminals should not be left open nor should they be tied to the +5V reference; at least 50K should be connected to each pin. Slave R D terminals may be either left open or grounded. OSCILLATOR FIGURE 21 - OSCILLATOR CONNECTIONS AND WAVEFORMS The error amplifier is a transconductance design, with an output impedance of 2 megohms and an effective output capacitance of 100 pF. Since all voltage gain takes place at the output pin, the open-loop gain can be shaped with shunt reactance to ground. For unity gain stability the amplifier requires an additional external 100 pF to ground, resulting in an open-loop pole at 400 Hz. The input connections to the error amplifier are determined by the polarity of the switching supply output voltage. For positive supplies, the common-mode voltage is +5.0 volts and the feedback connections in Figure 22A are used. With negative supplies, the common-mode voltage is ground and the feedback divider is connected between the negative output and the +5.0 volt reference voltage, as shown in Figure 22B. ERROR AMPLIFIER CONNECTIONS FIGURE 22A FIGURE 22B ERROR AMPLIFIER |
Similar Part No. - SG3526J |
|
Similar Description - SG3526J |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |