www.SiliconStandard.com

3 of 14

SS8018

PARAMETER

CONDITIONS

MIN TYP MAX UNITS

SMBus Interface

Logic Input High Voltage

STBY , SMBCLK, SMBDATA; Vcc = 3V to 5.5V

2.4

V

Logic Input Low Voltage

STBY , SMBCLK, SMBDATA; Vcc = 3V to 5.5V

0.8

V

Logic Output Low Sink Current

ALERT

, SMBDATA forced to 0.4V

6

mA

ALERT

Output High Leakage Current

ALERT

forced to 5.5V

1

µA

Logic Input Current

Logic inputs forced to VCC or GND

-2

2

µA

SMBus Input Capacitance

SMBCLK, SMBDATA

5

pF

SMBus Clock Frequency

100

kHz

SMBus Timeout

SMBCLK low time for interface reset

30

ms

SMBCLK Clock Low Time

4.7

µs

SMBCLK Clock High Time

4

µs

SMBus Start-Condition Setup Time

4.7

µs

500

ns

SMBus Start-Condition Hold Time

4

µs

SMBus Stop-Condition Setup Time

4

µs

SMBus Data Valid to SMBCLK Rising-Edge

Time

SMBCLK

800

ns

SMBus Data-Hold Time

300

ns

SMBCLK Falling Edge to SMBus Data-Valid

Time

Master clocking in data

1

µs

of the remote diode. See Remote Diode Selection for remote diode forward voltage requirements.

Note 2: Guaranteed by design but not 100% tested.

PIN

NAME

FUNCTION

1

VCC

Supply Voltage Input, 3V to 5.5V. Bypass to GND with a 0.1µF capacitor.

2

DXP

Combined Current Source and A/D Positive Input for remote-diode channel. Do not leave DXP

floating; tie DXP to DXN if no remote diode is used. Place a 2200pF capacitor between DXP

and DXN for noise filtering.

3

DXN

Combined Current Sink and A/D Negative Input.

4

THERM

Open-drain output. Requires pull-up to VCC.

5

GND

Ground

6

ALERT

SMBus Alert (interrupt) Output, open drain

7

SMBDATA

SMBus Serial-Data Input / Output, open drain

8

SMBCLK

SMBus Serial-Clock Input

Rev.2.01 6/06/2003