Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

X25643S14I Datasheet(PDF) 4 Page - Xicor Inc.

Part # X25643S14I
Description  Programmable Watchdog Timer & V CC Supervisory Circuit w/Serial E 2 PROM
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XICOR [Xicor Inc.]
Direct Link  http://www.xicor.com
Logo XICOR - Xicor Inc.

X25643S14I Datasheet(HTML) 4 Page - Xicor Inc.

  X25643S14I Datasheet HTML 1Page - Xicor Inc. X25643S14I Datasheet HTML 2Page - Xicor Inc. X25643S14I Datasheet HTML 3Page - Xicor Inc. X25643S14I Datasheet HTML 4Page - Xicor Inc. X25643S14I Datasheet HTML 5Page - Xicor Inc. X25643S14I Datasheet HTML 6Page - Xicor Inc. X25643S14I Datasheet HTML 7Page - Xicor Inc. X25643S14I Datasheet HTML 8Page - Xicor Inc. X25643S14I Datasheet HTML 9Page - Xicor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
X25643/45
X25323/25
X25163/65
4
The Watchdog Timer bits, WD0 and WD1, select the
Watchdog Time-out Period. These nonvolatile bits are
programmed with the WRSR instruction.
7036 FRM T05
The read only FLAG bit shows the status of a volatile latch
that can be set and reset by the system using the SFLB
and RFLB instructions. The Flag bit is automatically reset
upon power up.
The nonvolatile WPEN bit is programmed using the
WRSR instruction. This bit works in conjunction with the
WP pin to provide Programmable Hardware Write Protec-
tion (Table 2). When WP is LOW and the WPEN bit is pro-
grammed HIGH, all Status Register Write Operations are
disabled.
In Circuit Programmable ROM Mode
This mechanism protects the Block Lock and Watchdog
bits from inadvertant corruption. It may be used to per-
form an In Circuit Programmable ROM function by hard-
wiring the WP pin to ground, writing and Block Locking
the desired portion of the array to be ROM, and then pro-
gramming the WPEN bit HIGH.
Read Sequence
When reading from the E2PROM memory array, CS is
first pulled low to select the device. The 8-bit READ
instruction is transmitted to the device, followed by the 16-
bit address. After the READ opcode and address are
sent, the data stored in the memory at the selected
address is shifted out on the SO line. The data stored in
memory at the next address can be read sequentially by
continuing to provide clock pulses. The address is auto-
matically incremented to the next higher address after
each byte of data is shifted out. When the highest address
is reached, the address counter rolls over to address
$0000 allowing the read cycle to be continued indefinitely.
The read operation is terminated by taking CS high. Refer
to the Read E2PROM Array Sequence (Figure 1).
To read the Status Register, the CS line is first pulled low
to select the device followed by the 8-bit RDSR instruc-
tion. After the RDSR opcode is sent, the contents of the
Status Register are shifted out on the SO line. Refer to
the Read Status Register Sequence (Figure 2).
Write Sequence
Prior to any attempt to write data into the device, the
“Write Enable” Latch (WEL) must first be set by issuing
the WREN instruction (Figure 3). CS is first taken LOW,
then the WREN instruction is clocked into the device.
After all eight bits of the instruction are transmitted, CS
must then be taken HIGH. If the user continues the Write
Operation without taking CS HIGH after issuing the
WREN instruction, the Write Operation will be ignored.
To write data to the E2PROM memory array, the user then
issues the WRITE instruction followed by the 16 bit
address and then the data to be written. Any unused
address bits are specified to be “0’s”. The WRITE opera-
tion minimally takes 32 clocks. CS must go low and
remain low for the duration of the operation. If the address
counter reaches the end of a page and the clock contin-
ues, the counter will roll back to the first address of the
page and overwrite any data that may have been previ-
ously written.
Status Register Bits
Watchdog Time-out
(Typical)
WD1
WD0
0
0
1.4 Seconds
0
1
600 Milliseconds
1
0
200 Milliseconds
1
1
Disabled
Table 2. Block Protect Matrix
7036 FRM T06
STATUS
REGISTER
STATUS
REGISTER
DEVICE
PIN
BLOCK
BLOCK
STATUS
REGISTER
WEL
WPEN
WP#
PROTECTED
BLOCK
UNPROTECTED
BLOCK
WPEN, BL0, BL1
WD0, WD1, BITS
0
X
X
Protected
Protected
Protected
1
1
0
Protected
Writable
Protected
1
0
X
Protected
Writable
Writable
1
X
1
Protected
Writable
Writable


Similar Part No. - X25643S14I

ManufacturerPart #DatasheetDescription
logo
Amphenol Corporation
X2564 AMPHENOL-X2564 Datasheet
444Kb / 8P
   RF Mesh Networking technology provides reliable real time process data. Uses global 2.4 GHz RF frequencies
logo
Xicor Inc.
X25640 XICOR-X25640 Datasheet
64Kb / 14P
   Advanced SPI Serial E2PROM With Block LockTM Protection
X25642 XICOR-X25642 Datasheet
76Kb / 16P
   Advanced SPI Serial E 2 PROM with Block Lock TM Protection
logo
IC MICROSYSTEMS
X25642 ICMIC-X25642 Datasheet
135Kb / 16P
   Advanced SPI Serial E2PROM with Block Lock Protection
X25642F ICMIC-X25642F Datasheet
135Kb / 16P
   Advanced SPI Serial E2PROM with Block Lock Protection
More results

Similar Description - X25643S14I

ManufacturerPart #DatasheetDescription
logo
Xicor Inc.
X25648 XICOR-X25648 Datasheet
73Kb / 16P
   V CC Supervisory Circuit w/Serial E 2 PROM
X25644 XICOR-X25644 Datasheet
76Kb / 15P
   Programmable Watchdog Timer w/Serial E 2 PROM
logo
Summit Microelectronics...
SMS2902 SUMMIT-SMS2902 Datasheet
157Kb / 14P
   Voltage Supervisory Circuit With Watchdog Timer
S4242 SUMMIT-S4242 Datasheet
102Kb / 16P
   Dual Voltage Supervisory Circuit With Watchdog Timer
logo
STMicroelectronics
SPC560P34L1 STMICROELECTRONICS-SPC560P34L1 Datasheet
830Kb / 103P
   Programmable watchdog timer
September 2013 Rev 7
logo
Taiwan Semiconductor Co...
TS823 TSC-TS823_09 Datasheet
182Kb / 8P
   Microprocessor Supervisory Circuit with Watchdog Timer & Manual Reset
TS823 TSC-TS823 Datasheet
115Kb / 6P
   Microprocessor Supervisory Circuit with Watchdog Timer & Manual Reset
TS823 TSC-TS823_07 Datasheet
316Kb / 8P
   Microprocessor Supervisory Circuit with Watchdog Timer & Manual Reset
logo
Xicor Inc.
X25043 XICOR-X25043 Datasheet
93Kb / 15P
   Programmable Watchdog Supervisory E2PROM
logo
Catalyst Semiconductor
CAT1163 CATALYST-CAT1163 Datasheet
69Kb / 12P
   Supervisory Circuit with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com