Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CS61884-IQZ Datasheet(PDF) 27 Page - Cirrus Logic

Part # CS61884-IQZ
Description  Octal T1/E1/J1 Line Interface Unit
Download  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS61884-IQZ Datasheet(HTML) 27 Page - Cirrus Logic

Back Button CS61884-IQZ Datasheet HTML 23Page - Cirrus Logic CS61884-IQZ Datasheet HTML 24Page - Cirrus Logic CS61884-IQZ Datasheet HTML 25Page - Cirrus Logic CS61884-IQZ Datasheet HTML 26Page - Cirrus Logic CS61884-IQZ Datasheet HTML 27Page - Cirrus Logic CS61884-IQZ Datasheet HTML 28Page - Cirrus Logic CS61884-IQZ Datasheet HTML 29Page - Cirrus Logic CS61884-IQZ Datasheet HTML 30Page - Cirrus Logic CS61884-IQZ Datasheet HTML 31Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 71 page
background image
CS61884
DS485F1
27
RPOS/RDATA pin. When bipolar violations are
detected by the decoder, the RNEG/BPV pin is as-
serted “High”. This pin is driven “high” one RCLK
period for every bipolar violation that is not part of
the zero substitution rules. Unipolar mode is en-
tered by holding the TNEG pin “High” for more
than 16 MCLK cycles.
In hardware mode, the B8ZS/HDB3/AMI encod-
ing/Decoding is activated via the CODEN pin. In
host mode, the Global Control Register (0Fh)
(See Section 14.16 on page 38) is used to select the
encoding/decoding for all channels.
10.3 RZ Output Mode
In this mode the RTIP and RRING inputs are sliced
to data values that are output on RPOS and RNEG.
This mode is used in applications that have clock
recovery circuitry external to the LIU. To support
external clock recovery, the RPOS and RNEG out-
puts are XORed and output on an edge of RCLK.
This mode is entered when MCLK is tied high.
NOTE: The valid RCLK edge of the RPOS/RNEG data
is controlled by the CLKE pin.
10.4 Receiver Powerdown/High-Z
All eight receivers are powered down when MCLK
is held low. In addition, this will force the RCLK,
RPOS, and RNEG outputs into a high impedance
state.
10.5 Loss-of-Signal (LOS)
The CS61884 makes use of both analog and digital
LOS detection circuitry that is compliant to the lat-
est specifications. During T1/J1 operation ANSI
T1.231 is supported and in E1 operation mode, ei-
ther ITU G.775 or ETSI 300 233 is supported. The
LOS condition in E1 mode is changed from ITU
G.775 to ETSI 300 233 in the LOS/AIS Mode En-
able Register (0Dh) (See Section 14.14 on
page 37).
The LOS detector increments a counter each time a
zero is received, and resets the counter each time a
one “mark” is received. Depending on LOS detec-
tion mode, the LOS signal is set when a certain
number of consecutive zeros are received. In
Clock/Data recovery mode, this forces the recov-
ered clock to be replaced by MCLK at the RCLK
output. In addition the RPOS/RNEG outputs are
forced “high” for the length of the LOS period ex-
cept when local and analog loopback are enabled.
Upon exiting LOS, the recovered clock replaces
MCLK on the RCLK output. In Data recovery
mode, RCLK is not replaced by MCLK when LOS
is active. The LOS detection modes are summa-
rized below.
NOTE: T1.231, G.775 and ETSI 300 233 are all avail-
able in host mode, but in hardware mode only
ETSI 300 233 and T1.231 are available.
ANSI T1.231 (T1/J1 Mode Only) - LOS is detect-
ed if the receive signal is less than 200 mV for a pe-
riod of 176 continuous pulse periods. The channel
exits the LOS condition when the pulse density ex-
ceeds 12.5% over 176 pulse periods since the re-
ceipt of the last pulse. An incoming signal with a
pulse amplitude exceeding 250 mV will cause a
pulse transition on the RPOS/RDATA or RNEG
outputs.
ITU G.775 (E1 Mode Only) - LOS is declared
when the received signal level is less than 200 mV
for 32 consecutive pulse periods (typical). The de-
vice exits LOS when the received signal achieves
12.5% ones density with no more than 15 consecu-
tive zeros in a 32 bit sliding window and the signal
level exceeds 250 mV.
ETSI 300 233 (E1 Host Mode Only) - The LOS
indicator becomes active when the receive signal
level drops below 200 mV for more than 2048
pulse periods (1 msec). The channel exits the LOS
state when the input signal exceeds 250 mV and
has transitions for more than 32 pulse periods
(16
µsec). This LOS detection method can only be
selected while in host mode.


Similar Part No. - CS61884-IQZ

ManufacturerPart #DatasheetDescription
logo
Cirrus Logic
CS61884-IQ CIRRUS-CS61884-IQ Datasheet
1Mb / 72P
   Octal T1/E1/J1 Line Interface Unit
CS61884-IQ CIRRUS-CS61884-IQ Datasheet
406Kb / 22P
   Octal T1/E1/J1 Line Interface Evaluation Board
More results

Similar Description - CS61884-IQZ

ManufacturerPart #DatasheetDescription
logo
Cirrus Logic
CS61884 CIRRUS-CS61884 Datasheet
1Mb / 72P
   Octal T1/E1/J1 Line Interface Unit
logo
PMC-Sierra, Inc
PM4318 PMC-PM4318 Datasheet
2Mb / 244P
   OCTAL E1/T1/J1 LINE INTERFACE DEVICE
logo
Renesas Technology Corp
IDT82V2048E RENESAS-IDT82V2048E Datasheet
2Mb / 77P
   OCTAL CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
March 2009
logo
Dallas Semiconductor
DS26303 DALLAS-DS26303_07 Datasheet
1,011Kb / 101P
   3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit
logo
Maxim Integrated Produc...
DS26303 MAXIM-DS26303 Datasheet
1,004Kb / 97P
   3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit
REV 072205
DS2148 MAXIM-DS2148 Datasheet
1Mb / 73P
   5V E1/T1/J1 Line Interface Unit
REV: 011206
logo
Integrated Device Techn...
IDT82V2048E IDT-IDT82V2048E Datasheet
1Mb / 76P
   OCTAL CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
logo
Maxim Integrated Produc...
DS26303 MAXIM-DS26303_V01 Datasheet
1Mb / 101P
   3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit
REV: 053107
logo
Cirrus Logic
CDB61884 CIRRUS-CDB61884 Datasheet
406Kb / 22P
   Octal T1/E1/J1 Line Interface Evaluation Board
logo
Integrated Device Techn...
IDT82V2088 IDT-IDT82V2088 Datasheet
1Mb / 78P
   OCTAL CHANNEL T1/E1/J1 LONG HAUL/ SHORT HAUL LINE INTERFACE UNIT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com