Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LTC2641 Datasheet(PDF) 11 Page - Linear Technology

Part # LTC2641
Description  18-Bit SoftSpan IOUT DAC with Parallel I/O
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC2641 Datasheet(HTML) 11 Page - Linear Technology

Back Button LTC2641 Datasheet HTML 7Page - Linear Technology LTC2641 Datasheet HTML 8Page - Linear Technology LTC2641 Datasheet HTML 9Page - Linear Technology LTC2641 Datasheet HTML 10Page - Linear Technology LTC2641 Datasheet HTML 11Page - Linear Technology LTC2641 Datasheet HTML 12Page - Linear Technology LTC2641 Datasheet HTML 13Page - Linear Technology LTC2641 Datasheet HTML 14Page - Linear Technology LTC2641 Datasheet HTML 15Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
LTC2757
11
2757f
OPERATION
To make both registers transparent for flowthrough
mode, tie WR low and UPD high. However, this defeats
the deglitcher operation and output glitch impulse may
increase. The deglitcher is activated on the rising edge
of the UPD pin.
The interface also allows the use of the Input and DAC
registers in a master-slave, or edge-triggered, configura-
tion. This mode of operation occurs when WR and UPD
are tied together and driven by a single clock signal. The
data bits are loaded into the Input register on the falling
edge of the clock and then loaded into the DAC register
on the rising edge.
It is possible to control both ports on one 18-bit wide
data bus by allowing Span pins S2 to S0 to share bus
lines with the Data LSBs (D2 to D0). No Write or Read
operation acts on both span and data, so there cannot be
a signal conflict.
The asynchronous clear pin (CLR) resets the LTC2757
to 0V (zero-, half- or quarter-scale code) in any output
range. CLR resets both the Input and DAC data registers,
but leaves the Span registers unchanged.
The device also has a power-on reset that initializes the DAC
to VOUT = 0V in any output range. The DAC powers up in
the 0V to 5V range at zero-scale if the part is in SoftSpan
configuration. For manual span (M-SPAN tied to VDD; see
Manual Span Configuration), the DACs power-up in the
manually-chosen range at the appropriate code.
Manual Span Configuration
Multiple output ranges are not needed in some applica-
tions. To configure the LTC2757 for single-span opera-
tion, tie the M-SPAN pin to VDD and the D/S pin to GND.
The desired output range is programmed by tying S0,
S1 and S2 to GND or VDD (see Figure 1 and Table 2). In
this configuration, no range-setting software routine is
needed; the part will initialize to the chosen output range
at power-up, with VOUT = 0V.
When configured for manual span operation, Span port
readback is disabled.
Output Ranges
The LTC2757 is a current-output, parallel-input precision
multiplying DAC offering ±1LSB INL and DNL over six
software-selectable output ranges. Ranges can either
be programmed in software for maximum flexibility or
hardwired through pin-strapping. Two unipolar ranges
are available (0V to 5V and 0V to 10V), and four bipolar
ranges (±2.5V, ±5V, ±10V and –2.5V to 7.5V). These ranges
are obtained when an external precision 5V reference is
used. The output ranges for other reference voltages
are easy to calculate by observing that each range is a
multiple of the external reference voltage. The ranges can
then be expressed: 0 to 1
×, 0 to 2×, ±0.5×, ±1×, ±2×, and
–0.5
× to 1.5×.
Digital Section
The LTC2757 has four internal interface registers (see
Block Diagram). Two of these—one Input and one DAC
register—are dedicated to the Data I/O port, and two
to the Span I/O port. Each port is thus double buffered.
Double buffering provides the capability to simultaneously
update the Span and Code registers, which allows smooth
voltage transitions when changing output ranges. It also
permits the simultaneous updating of multiple DACs or
other parts on the data bus.
Write and Update Operations
Load the data input register directly from an 18-bit bus
by holding the D/S pin low and then pulsing the WR pin
low (Write operation).
Load the Span Input register by holding the D/S pin high
and then pulsing the WR pin low (Write operation). The
Span and Data register structures are the same except for
the number of parallel bits—the Span registers have three
bits, while the Data registers have 18 bits.
The DAC registers are loaded by pulsing the UPD pin
high (Update operation), which copies the data held in
the Input registers of both ports into the DAC registers.
Note that Update operations always include both Data
and Span registers; but the DAC register values will not
change unless the Input register values have previously
been changed by a Write operation.


Similar Part No. - LTC2641

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC2641 LINER-LTC2641 Datasheet
303Kb / 20P
   16-/14-/12-Bit VOUT DACs in 3mm 횞 3mm DFN
LTC2641 LINER-LTC2641 Datasheet
1Mb / 50P
   18-Bit, 1Msps, 8-Channel SAR ADC with 100dB SNR
LTC2641 LINER-LTC2641 Datasheet
285Kb / 24P
   Dual Current Output 12-/14-/16-Bit SoftSpan DACs with Parallel I/O
LTC2641 LINER-LTC2641 Datasheet
415Kb / 24P
   18-Bit, 1.6Msps, Low Power SAR ADC with 101dB SNR
LTC2641 LINER-LTC2641 Datasheet
893Kb / 24P
   18-Bit, 1.6Msps, Pseudo-Differential Unipolar SAR
More results

Similar Description - LTC2641

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC2757 LINER-LTC2757_15 Datasheet
269Kb / 20P
   18-Bit SoftSpan IOUT DAC with Parallel I/O
LTC2756 LINER-LTC2756_15 Datasheet
338Kb / 24P
   Serial 18-Bit SoftSpan IOUT DAC
LTC2758 LINER-LTC2758_15 Datasheet
412Kb / 24P
   Dual Serial 18-Bit SoftSpan IOUT DACs
LTC2758 LINER-LTC2758 Datasheet
558Kb / 24P
   Dual Serial 18-Bit SoftSpan IOUT DACs
LTC2752 LINER-LTC2752 Datasheet
366Kb / 24P
   Dual16-Bit SoftSpan IOUT DACs
LTC2752 LINER-LTC2752_15 Datasheet
370Kb / 24P
   Dual16-Bit SoftSpan IOUT DACs
LTC2751 LINER-LTC2751_15 Datasheet
307Kb / 22P
   Current Output 12-/14-/16-Bit SoftSpan DACs with Parallel I/O
LTC2754 LINER-LTC2754_15 Datasheet
507Kb / 28P
   Quad 12-/16-Bit SoftSpan IOUT DACs
LTC2753 LINER-LTC2753_15 Datasheet
291Kb / 24P
   Dual Current Output 12-/14-/16-Bit SoftSpan DACs with Parallel I/O
LTC2755 LINER-LTC2755 Datasheet
431Kb / 24P
   Quad Current Output 12-/14-/16-Bit SoftSpan DACs with Parallel I/O
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com